

# COMe-mAL10

Doc. User Guide, Rev. 1.3

Doc. ID: 1061-1952

This page has been intentionally left blank

## COME-MAL10 - USER GUIDE

#### Disclaimer

Kontron would like to point out that the information contained in this user guide may be subject to alteration, particularly as a result of the constant upgrading of Kontron products. This document does not entail any guarantee on the part of Kontron with respect to technical processes described in the user guide or any product characteristics set out in the user guide. Kontron assumes no responsibility or liability for the use of the described product(s), conveys no license or title under any patent, copyright or mask work rights to these products and makes no representations or warranties that these products are free from patent, copyright or mask work right infringement unless otherwise specified. Applications that are described in this user guide are for illustration purposes only. Kontron makes no representation or warranty that such application will be suitable for the specified use without further testing or modification. Kontron expressly informs the user that this user guide only contains a general description of processes and instructions which may not be applicable in every individual case. In cases of doubt, please contact Kontron.

This user guide is protected by copyright. All rights are reserved by Kontron. No part of this document may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language or computer language, in any form or by any means (electronic, mechanical, photocopying, recording, or otherwise), without the express written permission of Kontron. Kontron points out that the information contained in this user guide is constantly being updated in line with the technical alterations and improvements made by Kontron to the products and thus this user guide only reflects the technical status of the products by Kontron at the time of publishing.

Brand and product names are trademarks or registered trademarks of their respective owners.

©2018 by Kontron S&T AG

Kontron S&T AG

Lise-Meitner-Str. 3-5 86156 Augsburg Germany www.kontron.com

## High Risk Applications Hazard Notice

THIS DEVICE AND ASSOCIATED SOFTWARE ARE NOT DESIGNED, MANUFACTURED OR INTENDED FOR USE OR RESALE FOR THE OPERATION OF NUCLEAR FACILITIES, THE NAVIGATION, CONTROL OR COMMUNICATION SYSTEMS FOR AIRCRAFT OR OTHER TRANSPORTATION, AIR TRAFFIC CONTROL, LIFE SUPPORT OR LIFE SUSTAINING APPLICATIONS, WEAPONS SYSTEMS, OR ANY OTHER APPLICATION IN A HAZARDOUS ENVIRONMENT, OR REQUIRING FAIL-SAFE PERFORMANCE, OR IN WHICH THE FAILURE OF PRODUCTS COULD LEAD DIRECTLY TO DEATH, PERSONAL INJURY, OR SEVERE PHYSICAL OR ENVIRONMENTAL DAMAGE (COLLECTIVELY, "HIGH RISK APPLICATIONS").

You understand and agree that your use of Kontron devices as a component in High Risk Applications is entirely at your risk. To minimize the risks associated with your products and applications, you should provide adequate design and operating safeguards. You are solely responsible for compliance with all legal, regulatory, safety, and security related requirements concerning your products. You are responsible to ensure that your systems (and any Kontron hardware or software components incorporated in your systems) meet all applicable requirements. Unless otherwise stated in the product documentation, the Kontron device is not provided with error-tolerance capabilities and cannot therefore be deemed as being engineered, manufactured or setup to be compliant for implementation or for resale as device in High Risk Applications. All application and safety related information in this document (including application descriptions, suggested safety measures, suggested Kontron products, and other materials) is provided for reference only.

## **Revision History**

Revision	Brief Description of Changes	Date of Issue
1.0	Initial version	2017-May-29
1.1	Updated BIOS setup options in chapters 3.3.2 Using an External SPI Flash and 6.5.1: Updating Procedure	2018-Jan-31
	Corrected eDP maximum resolution value	
	Removed NMI, SMI and SCI functions in Table 18	
	Added MTBF information in chapter 2.7 Standards and Certifications	
	Added chapter 3.7: GPIO	
	Updated pin-B 101 comments, company name to Kontron S&T AG, and port information for Kontron's security solution	
1.2	Corrected product description 34008-0832-11-4/34008-0800-11-4.	2018-May-23
	Removed part number 34099-0000-99-2.	
	Included heatsink 34099-0000-99-0/34099-0000-99-1.	
	Included metal heat slug dimensions and information in Ch.2.5.1 and 2.8.3	
1.3	Updated SLC information in Chapters 2.3.13 and 3.1.	2019-Apr-01

#### **Terms and Conditions**

Kontron warrants products in accordance with defined regional warranty periods. For more information about warranty compliance and conformity, and the warranty period in your region, visit <a href="http://www.kontron.com/terms-and-conditions">http://www.kontron.com/terms-and-conditions</a>.

Kontron sells products worldwide and declares regional General Terms & Conditions of Sale, and Purchase Order Terms & Conditions. Visit <a href="http://www.kontron.com/terms-and-conditions">http://www.kontron.com/terms-and-conditions</a>.

For contact information, refer to the corporate offices contact information on the last page of this user guide or visit our website <u>CONTACT US</u>.

## **Customer Support**

Find Kontron contacts by visiting: <a href="http://www.kontron.com/support">http://www.kontron.com/support</a>.

#### **Customer Service**

As a trusted technology innovator and global solutions provider, Kontron extends its embedded market strengths into a services portfolio allowing companies to break the barriers of traditional product lifecycles. Proven product expertise coupled with collaborative and highly-experienced support enables Kontron to provide exceptional peace of mind to build and maintain successful products.

For more details on Kontron's service offerings such as: enhanced repair services, extended warranty, Kontron training academy, and more visit <a href="http://www.kontron.com/support-and-services/services">http://www.kontron.com/support-and-services/services</a>.

#### **Customer Comments**

If you have any difficulties using this user guide, discover an error, or just want to provide some feedback, contact Kontron support. Detail any errors you find. We will correct the errors or problems as soon as possible and post the revised user guide on our website.

## **Symbols**

The following symbols may be used in this user guide.

#### **ADANGER**

DANGER indicates a hazardous situation which, if not avoided, will result in death or serious injury.

### **▲**WARNING

WARNING indicates a hazardous situation which, if not avoided, could result in death or serious injury.

#### **A**CAUTION

CAUTION indicates a hazardous situation which, if not avoided, may result in minor or moderate injury.

#### NOTICE

NOTICE indicates a property damage message.



#### Electric Shock!

This symbol and title warn of hazards due to electrical shocks (> 60 V) when touching products or parts of them. Failure to observe the precautions indicated and/or prescribed by the law may endanger your life/health and/or result in damage to your material.



#### **ESD Sensitive Device!**

This symbol and title inform that the electronic boards and their components are sensitive to static electricity. Care must therefore be taken during all handling operations and inspections of this product in order to ensure product integrity at all times.



#### **HOT Surface!**

Do NOT touch! Allow to cool before servicing.



#### Laser

This symbol inform of the risk of exposure to laser beam from an electrical device. Eye protection per manufacturer notice shall review before servicing.



This symbol indicates general information about the product and the user guide.

This symbol also indicates detail information about the specific product configuration.



This symbol precedes helpful hints and tips for daily use.

## For Your Safety

Your new Kontron product was developed and tested carefully to provide all features necessary to ensure its compliance with electrical safety requirements. It was also designed for a long fault-free life. However, the life expectancy of your product can be drastically reduced by improper treatment during unpacking and installation. Therefore, in the interest of your own safety and of the correct operation of your new Kontron product, you are requested to conform with the following guidelines.

#### **High Voltage Safety Instructions**

As a precaution and in case of danger, the power connector must be easily accessible. The power connector is the product's main disconnect device.

#### **A**CAUTION

#### Warning

All operations on this product must be carried out by sufficiently skilled personnel only.

#### **ACAUTION**

#### Electric Shock!



Before installing a non hot-swappable Kontron product into a system always ensure that your mains power is switched off. This also applies to the installation of piggybacks. Serious electrical shock hazards can exist during all installation, repair, and maintenance operations on this product. Therefore, always unplug the power cable and any other cables which provide external voltages before performing any work on this product.

Earth ground connection to vehicle's chassis or a central grounding point shall remain connected. The earth ground cable shall be the last cable to be disconnected or the first cable to be connected when performing installation or removal procedures on this product.

### Special Handling and Unpacking Instruction

#### NOTICE

#### **ESD Sensitive Device!**



Electronic boards and their components are sensitive to static electricity. Therefore, care must be taken during all handling operations and inspections of this product, in order to ensure product integrity at all times.

Do not handle this product out of its protective enclosure while it is not used for operational purposes unless it is otherwise protected.

Whenever possible, unpack or pack this product only at EOS/ESD safe work stations. Where a safe work station is not guaranteed, it is important for the user to be electrically discharged before touching the product with his/her hands or tools. This is most easily done by touching a metal part of your system housing.

It is particularly important to observe standard anti-static precautions when changing piggybacks, ROM devices, jumper settings etc. If the product contains batteries for RTC or memory backup, ensure that the product is not placed on conductive surfaces, including anti-static plastics or sponges. They can cause short circuits and damage the batteries or conductive circuits on the product.

### **Lithium Battery Precautions**

If your product is equipped with a lithium battery, take the following precautions when replacing the battery.

#### **A**CAUTION

Danger of explosion if the battery is replaced incorrectly.

- Replace only with same or equivalent battery type recommended by the manufacturer.
- Dispose of used batteries according to the manufacturer's instructions.

## General Instructions on Usage

In order to maintain Kontron's product warranty, this product must not be altered or modified in any way. Changes or modifications to the product, that are not explicitly approved by Kontron and described in this user guide or received from Kontron Support as a special handling instruction, will void your warranty.

This product should only be installed in or connected to systems that fulfill all necessary technical and specific environmental requirements. This also applies to the operational temperature range of the specific board version that must not be exceeded. If batteries are present, their temperature restrictions must be taken into account.

In performing all necessary installation and application operations, only follow the instructions supplied by the present user guide.

Keep all the original packaging material for future storage or warranty shipments. If it is necessary to store or ship the product then re-pack it in the same manner as it was delivered.

Special care is necessary when handling or unpacking the product. See Special Handling and Unpacking Instruction.

## Quality and Environmental Management

Kontron aims to deliver reliable high-end products designed and built for quality, and aims to complying with environmental laws, regulations, and other environmentally oriented requirements. For more information regarding Kontron's quality and environmental responsibilities, visit <a href="http://www.kontron.com/about-kontron/corporate-responsibility/quality-management">http://www.kontron.com/about-kontron/corporate-responsibility/quality-management</a>.

#### Disposal and Recycling

Kontron's products are manufactured to satisfy environmental protection requirements where possible. Many of the components used are capable of being recycled. Final disposal of this product after its service life must be accomplished in accordance with applicable country, state, or local laws or regulations.

#### **WEEE Compliance**

The Waste Electrical and Electronic Equipment (WEEE) Directive aims to:

- Reduce waste arising from electrical and electronic equipment (EEE)
- Make producers of EEE responsible for the environmental impact of their products, especially when the product become waste
- Encourage separate collection and subsequent treatment, reuse, recovery, recycling and sound environmental disposal of EEE
- Improve the environmental performance of all those involved during the lifecycle of EEE



Environmental protection is a high priority with Kontron.

Kontron follows the WEEE directive

You are encouraged to return our products for proper disposal.

## General Instructions on Usage

In order to maintain Kontron's product warranty, this product must not be altered or modified in any way. Changes or modifications to the product, that are not explicitly approved by Kontron and described in this user guide or received from Kontron's Technical Support as a special handling instruction, will void your warranty.

This product should only be installed in or connected to systems that fulfill all necessary technical and specific environmental requirements. This also applies to the operational temperature range of the specific board version, that must not be exceeded. If batteries are present, their temperature restrictions must be taken into account.

In performing all necessary installation and application operations, only follow the instructions supplied by the present user guide.

Keep all the original packaging material for future storage or warranty shipments. If it is necessary to store or ship the product then re-pack the product in the same manner as it was delivered.

Special care is necessary when handling or unpacking the product. See Special Handling and Unpacking Instruction.

## **Environmental Protection Statement**

This product has been manufactured to satisfy environmental protection requirements where possible. Many of the components used (structural parts, printed circuit boards, connectors, batteries, etc.) are capable of being recycled.

Final disposition of this product after its service life must be accomplished in accordance with applicable country, state, or local laws or regulations.



Environmental protection is a high priority with Kontron. Kontron follows the WEEE directive You are encouraged to return our products for proper disposal.

The Waste Electrical and Electronic Equipment (WEEE) Directive aims to:

- Reduce waste arising from electrical and electronic equipment (EEE)
- Make producers of EEE responsible for the environmental impact of their products, especially when the product become waste
- Encourage separate collection and subsequent treatment, reuse, recovery, recycling and sound environmental disposal of EEE
- Improve the environmental performance of all those involved during the lifecycle of EEE

## **Table of Contents**

Symbols	6
Table of Contents	10
List of Tables	12
List of Figures	12
1/ Introduction	
1.1. Product Description	
1.2. Product Naming Clarification	13
1.3. COM Express® Documentation	13
1.4. COM Express® Functionality	
1.5. COM Express® Benefits	
2/ Product Specification	
2.1. Module Variants	
2.1.1. Commercial Grade Modules (0°C to +60°C)	
2.1.2. Industrial Temperature Grade Modules (E2, -40°C to +85°C)	15
2.2. Accessories	
2.3. Functional Specifications	17
2.3.1. Block Diagram COMe-mAL10	17
2.3.2. Processors	18
2.3.3. Platform Controller Hub (PCH)	
2.3.4. System Memory	
2.3.5. Graphics	19
2.3.6. LVDS	
2.3.7. Audio	20
2.3.8. PCI Express (PCIE) Lanes [0-3]	20
2.3.9. USB	
2.3.10. SATA	21
2.3.11. Ethernet	22
2.3.12. COMe High-speed Serial Interfaces Overview	
2.3.13. Storage Features	23
2.3.14. BIOS/Software Features	23
2.3.15. COMe Features	23
2.3.16. Kontron Features	23
2.4. Electrical Specification	24
2.4.1. Power Supply Voltage Specification	24
2.4.2. Power Management	24
2.4.3. Power Supply Control Settings	25
2.4.4. Power Supply Modes	25
2.5. Thermal Management	27
2.5.1. Heatspreader Plate (HSP) Assembly and Metal Heat Slug	27
2.5.2. Active/Passive Cooling Solutions	27
2.5.3. Operating with Kontron Heatspreader Plate (HSP) Assembly	27
2.5.4. Operating without Kontron Heatspreader Plate (HSP) Assembly	27
2.5.5. On-board Fan Connector	27
2.6. Environmental Specification	29
2.6.1. Humidity	29
2.7. Standards and Certifications	30
2.8. Mechanical Specification	31

2.8.1. Module Dimensions	31
2.8.2. Module Height	31
2.8.3. Heatspreader Dimensions	31
3/ Features and Interfaces	33
3.1. eMMC Flash Memory	33
3.2. LPC	33
3.3. Serial Peripheral Interface (SPI)	33
3.3.1. SPI boot	34
3.3.2. Using an External SPI Flash	34
3.3.3. External SPI Flash on Modules with Intel® Management Engine	35
3.4. Fast I2C	35
3.5. UART	35
3.6. Dual Staged Watchdog Timer (WTD)	35
3.6.1. Watchdog Timer Signal	36
3.7. GPIO	36
3.8. Real Time Clock (RTC)	36
3.9. Trusted Platform Module (TPM 2.0)	36
3.10. Kontron Security Solution	37
3.11. SpeedStep™ Technology	37
4/ System Resources	38
4.1. Interrupt Request (IRQ) Lines	38
4.2. Memory Area	38
4.3. I/O Address Map	39
4.4. Peripheral Component Interconnect (PCI) Devices	40
4.5. I2C Bus	40
4.6. System Management (SM) Bus	41
5/ COMe Interface Connector	
5.1. X1A Signals	42
5.1.1. Connector X1A Row A 1 - A110	44
5.1.2. Connector X1A Row B1 – B110	48
6/ uEFI BIOS	52
6.1. Starting the uEFI BIOS	52
6.2. Setup Menus	53
6.2.1. Main Setup Menu	54
6.2.2. Advanced Setup Menu	
6.2.3. Chipset Setup Menu	62
6.2.4. Security Setup Menu	72
6.2.5. Boot Setup Menu	
6.2.6. Save and Exit Setup Menu	
6.3. The uEFI Shell	76
6.3.1. Basic Operation of the uEFI Shell	
6.4. uEFI Shell Scripting	
6.4.1. Startup Scripting	
6.4.2. Create a Startup Script	
6.4.3. Example of Startup Scripts	
6.5. Firmware Update	
6.5.1. Updating Procedure	
About Kontron	80

## List of Tables

Table 1: Type 10 and COMe-mAL10 Functionality	14
Table 2: Product Number for Commercial Grade Modules (0°C to +60°C operating)	15
Table 3: Product Number for Industrial Grade Modules (-40°C to +85°C operating)	15
Table 4: Product Specific Accessories	16
Table 5: COMe Type 10 Accessories	16
Table 6: General COMe Accessories	16
Table 7: Specification of the COMe-mAL10 Processor Variants	18
Table 8: ATX Mode Settings	26
Table 9: Single Supply Mode Settings	26
Table 10: Heatspreader Temperature Specifications	27
Table 11: 3-Pin Fan Connector Pin Assignment	28
Table 12: Electrical Characteristics of the Fan Connector	
Table 13: Temperature Grade Specifications	29
Table 14: Humidity Specification	
Table 15: Supported BIOS Features	
Table 16: SPI Boot Pin Configuration	
Table 17: Supported SPI Boot Flash Types for 8-SOIC Package	
Table 18: Dual Staged Watchdog Timer- Time-Out Events	
Table 19: Interrupt Requests	
Table 20: Designated Memory Location	
Table 21: Designated I/O Port Address	
Table 22: I2C Bus Port Address	
Table 23: SMBus Address	
Table 24: General Signal Description	
Table 25: Connector X1A Row A Pin Assignment (A1-A110)	
Table 26: Connector X1A Row B Pin Assignment (B1-B110)	
Table 27: Navigation Hot Keys Available in the Legend Bar	
Table 28: Main Setup Menu Sub-screens and Functions	
Table 29: Advanced Setup menu Sub-screens and Functions	
Table 30: Chipset Set > North Bridge Sub-screens and Function	
Table 31: Chipset Set> South Bridge Sub-screens and Functions	
Table 32: Chipset Set> Uncore Configuration Sub-screens and Functions	
Table 33: Chipset>South Cluster Configuration Sub-screens and Functions	
Table 34: Security Setup Menu Sub-screens and Functions	
Table 35: Boot Setup Menu Sub-screens and Functions	
Table 36: Save and Exit Setup Menu Sub-screens and Functions	
Table 37: List of Acronyms	
List of Figures	
Figure 1: Block Diagram COMe-mAL10	17
Figure 2: Module Dimensions	
Figure 3: Heatspreader and Metal Heat Slug Dimensions	
Figure 4: X1A COMe Interface Connector	
Figure 5: Main Setup Menu Initial Screen	
Figure 6: Advanced Setup Menu Initial Screen	
Figure 7: Chipset > North Bridge Menu Initial Screen	
Figure 8: Chipset>South Bridge Menu Initial Screen	
Figure 9: Chipset>Uncore Configuration Menu Initial Screens	
Figure 10: Chipset>South Cluster Configuration Menu Initial Screen	
Figure 11: Security Setup Menu Initial Screen	
Figure 12: Boot Setup Menu Initial Screen	
Figure 13: Save and Exit Setup Menu Initial Screen	

#### 1/ Introduction

#### 1.1. Product Description

The COMe-mAL10 is small form factor COM Express® Type 10 Computer On-Module based on the Intel® Apollo Lake® series of processors Atom™, Pentium® and Celeron®, with an integrated chipset. The COMe-mAL10 combines increased efficiency and performance with TDP as low as 6 W and no more than 12 W, with Intel's® extensive HD Graphics capabilities.

The main COMe-mAL10 features are:

- Intel® Apollo Lake® series of processors with integrated chipset
- Small form factor COM Express® Mini Type 10 pinout, compatible with the PICMG COM.0 Rev 2.1 specification
- ▶ Up to 8 GByte DDR3L memory down (non-ECC for commercial variants /ECC for Industrial variants)
- ▶ High-speed connectivity 4x PCI Express, 1x 1 Gb Ethernet, 2x USB 3.0 (incl. USB 2.0) + 6x USB 2.0, 2x SATA Gen.3
- Support for both commercial and Industrial temperature grade environments

#### 1.2. Product Naming Clarification

COM Express® defines a Computer-on-Module, or COM, with all the components necessary for a bootable host computer, packaged as a super component. The product name for Kontron COM Express® Computer-On-Modules consists of:

- Industry standard short form
  - COMe-
- Module form factor
  - b=basic (125mm x 95mm)
  - c=compact (95mm x 95mm)
  - m=mini (84mm x 55mm)
- Intel's processor code name
  - AL = Apollo Lake
- Pinout type
  - Type 10
  - Type 6
- Available temperature variants
  - Commercial
  - Extended (E1)
  - Industrial (E2)
  - Screened industrial (E2S)
- Processor Identifier
  - Chipset identifier (if chipset assembled)
- Memory size
  - Memory module (#G) / eMMC pseudo SLC memory (#S)

#### 1.3. COM Express® Documentation

The COM Express® specification defines the COM Express® module form factor, pinout and signals. For more information about the COM Express® specification, visit the PICMG® website.

#### 1.4. COM Express® Functionality

All Kontron COM Express® mini modules contain one 220-pin connector containing two rows called row A & row B. The COM Express® mini Computer-On-Module (COM) features the following maximum amount of interfaces according to the PCI Industrial Computer Manufacturers Group (PICMG) module pinout type.

Table 1: Type 10 and COMe-mAL10 Functionality

Feature	Type 10	COMe-mAL10
HD Audio	1x	1x
Gbit Ethernet	1x	1x
Serial ATA	2x	2x
Parallel ATA		
PCI		
PCI Express x 1	4x	Up to 4x
PCI Express x16 (PEG)		
USB Client	1x	1x (Port 7 is dual role Client/Host)
USB	2x USB 3.0	2x USB 3.0 (Including USB 2.0)
	8x USB 2.0	6x USB 2.0
LVDS (eDP)	Single channel	Single channel LVDS with optional eDP overlay
DP++ (DP/HDMI/DVI)	1x	1x
LPC	1x	1x
External SMB	1x	1x
External I2C	1x	1x
GPI0	8x	8x
SDIO shared w/GPIO	1x optional	1x
UART (2-wire COM)	2x	2x
FAN PWM out	1x	1x
Express Card	2x	2x

#### 1.5. COM Express® Benefits

COM Express® defines a Computer-On-Module, or COM, with all the components necessary for a bootable host computer, packaged as highly integrated computer. All Kontron COM Express® modules are very compact and feature a standardized form factor and a standardized connector layout that carry a specified set of signals. Each COM is based on the COM Express® specification. This standardization allows designers to create a single-system baseboard that can accept present and future COM Express® modules.

The baseboard designer can optimize exactly how each of these functions implements physically. Designers can place connectors precisely where needed for the application, on a baseboard optimally designed to fit a system's packaging.

A single baseboard design can use a range of COM Express® modules with different sizes and pinouts. This flexibility differentiates products at various price and performance points and provides a built-in upgrade path when designing future-proof systems. The modularity of a COM Express® solution also ensures against obsolescence when computer technology evolves. A properly designed COM Express® baseboard can work with several successive generations of COM Express® modules.

A COM Express® baseboard design has many advantages of a customized computer-board design and, additionally, delivers better obsolescence protection, heavily reduced engineering effort, and faster time to market

## 2/ Product Specification

#### 2.1. Module Variants

The COMe-mAL10 is available in different processor, memory and temperature variants to cover demands in performance, price and power. The following tables list the module variants for the commercial and industrial temperature grade.

## 2.1.1. Commercial Grade Modules (0°C to +60°C)

Table 2: Product Number for Commercial Grade Modules (0°C to +60°C operating)

Product Number	Product Name	Description
34008-0832-11-4	COMe-mAL10 N4200 8G/32S	COM Express® mini pin-out type 10 Computer-on-Module with Intel® Pentium® N4200, 8GB DDR3L memory down, 32GB eMMC pSLC, commercial temperature
34008-0800-11-4	COMe-mAL10 N4200 8G	COM Express® mini pin-out type 10 Computer-on-Module with Intel® Pentium® N4200, 8GB DDR3L memory down, commercial temperature
34008-0408-11-2	COMe-mAL10 N3350 4G/8S	COM Express® mini pin-out type 10 Computer-on-Module with Intel® Celeron® N3350, 4GB DDR3L memory down, 8GB eMMC pSLC, commercial temperature
34008-0400-11-2	COMe-mAL10 N3350 4G	COM Express® mini pin-out type 10 Computer-on-Module with Intel® Celeron® N3350, 4GB DDR3L memory down, commercial temperature

## 2.1.2. Industrial Temperature Grade Modules (E2, -40°C to +85°C)

Table 3: Product Number for Industrial Grade Modules (-40°C to +85°C operating)

Product Number	Product Name	Description
34009-0832-16-7	COMe-mAL10 E2 E3950 8E/32S	COM Express® mini pin-out type 10 Computer-on-Module with Intel® Atom™ x7 E3950, 8GB DDR3L ECC memory down, 32GB eMMC pSLC, industrial temperature
34009-0800-16-7	COMe-mAL10 E2 E3950 8E	COM Express® mini pin-out type 10 Computer-on-Module with Intel® Atom™ x7 E3950, 8GB DDR3L ECC memory down, industrial temperature
34009-0832-16-5	COMe-mAL10 E2 E3940 8E/32S	COM Express® mini pin-out type 10 Computer-on-Module with Intel® Atom™ x5 E3940, 8GB DDR3L ECC memory down, 32GB eMMC pSLC, industrial temperature
34009-0400-16-5	COMe-mAL10 E2 E3940 4E	COM Express® mini pin-out type 10 Computer-on-Module with Intel® Atom™ x5 E3940, 4GB DDR3L ECC memory down, industrial temperature
34009-0408-13-5	COMe-mAL10 E2 E3930 4E/8S	COM Express® mini pin-out type 10 Computer-on-Module with Intel® Atom™ x5 E3930, 4GB DDR3L ECC memory down, 8GB eMMC pSLC, industrial temperature
34009-0400-13-5	COMe-mAL10 E2 E3930 4E	COM Express® mini pin-out type 10 Computer-on-Module with Intel® Atom™ x5 E3930, 4GB DDR3L ECC memory down, industrial temperature

## 2.2. Accessories

Accessories are either COMe-mAL10 product specific, Type 10 COMe pinout specific, or general COMe accessories. For more information, contact your local Kontron sales representative or Kontron Inside Sales.

Table 4: Product Specific Accessories

Part Number	Heatspreader	Description
34009-0000-99-0	HSP COMe-mAL10 E2 thread	Heatspreader for COMe-mAL10 commercial and industrial grade, threaded mounting holes
34009-0000-99-1	HSP COMe-mAL10 E2 through	Heatspreader for COMe-mAL10 commercial and industrial grade, through holes
34009-0000-99-2	HSP COMe-mAL10 E2 slim thread	Slimline heatspreader 6.5mm for COMe-mAL10 commercial and industrial grade, threaded mounting holes
34009-0000-99-3	HSP COMe-mAL10 E2 slim through	Slimline heatspreader 6.5mm for COMe-mAL10 commercial and industrial grade, through holes

#### Table 5: COMe Type 10 Accessories

Part Number	COMe Carrier	Description
34105-0000-00-x	COM Express®	nITX carrier for industrial temperature
	Reference Carrier-i Type 10 TNIx	
34101-0000-00-2	COM Express® ATX Carrier with 8 mm COMe connector	
	Eval Carrier Type 10 Gen 2	
Part Number	COMe Adapter / Card	Description
96007-0000-00-8	ADA-Type10-Mezzanine	COMe mini stand-alone carrier or adapter card
96006-0000-00-1	COMe POST T10	POST Code / Debug Card
38019-0000-00-1	ADA-COMe-Height-single	Height Adapter

#### Table 6: General COMe Accessories


Part Number	Cooling Solutions	Description
34099-0000-99-0	COMe-mini Active Uni cooler Heatsink, to be mounted on HSP	
34099-0000-99-1	COMe-mini Passive Uni cooler Heatsink, to be mounted on HSP	
Part Number	Mounting	Description
34017-0000-00-0	COMe mount KIT 5/8 mm 1 set	Mounting Kit for 1 module including screws for 5 mm and 8 mm connectors

## 2.3. Functional Specifications

## 2.3.1. Block Diagram COMe-mAL10

The following figure displays the system block diagram applicable to all COMe-mAL10 modules.

Figure 1: Block Diagram COMe-mAL10



#### 2.3.2. Processors

The Intel® Apollo Lake® series of processors use the 14 nm process technology, with 24 mm x 31 mm package size, FCBGA 1296.

In general, the Intel® Apollo Lake® series of processors support the following technologies:

- Intel® 64 Architecture
- Idle States
- ► Intel® Virtualization Technology (VT-x) and Virtualization Technology for Directed I/O (VT-d)
- Secure Boot
- Enhanced Intel Speedstep® Technology
- Thermal Monitoring Technologies
- ► Intel® HD Audio Technology
- ► Intel® Identity Protection Technology
- Intel® AES New Instructions
- Secure Key

The following table lists the Intel® Apollo Lake processors specifications compatible with the COMe-mAL10.

Table 7: Specification of the COMe-mAL10 Processor Variants

Intel®	Atom™	Atom®	Atom™	Pentium®	Celeron®
	x7 E3950	x5 E3940	x5 E3930	N4200	N3350
# of Cores	4	4	2	4	2
# of Threads	4	4	2	4	2
Processor Base Frequency	1.6 GHz	1.6 GHz	1.3 GHz	1.1 GHz	1.1 GHz
Burst Frequency	2 GHz	1.8 GHz	1.8 GHz	2.5 GHz	2.4 GHz
Thermal Design Power (TDP)	12 W	9.5 W	6.5 W	6 W	6 W
Memory Types	DDR3L-1600	DDR3L-1600	DDR3L-1600	DDR3L-1866	DDR3L-1866
Max.# Memory Channels	2	2	2	2	2
Max. Memory Size	8 GB				
Max. Memory Bandwidth	25.60 GB/s	25.60 GB/s	25.60 GB/s	29.86 GB/s	29.86 GB/s
ECC Memory	Supported	Supported	Supported	Not supported	Not supported
Graphics	HD Graphics 505	HD Graphics 500	HD Graphics 500	HD Graphics 505	HD Graphics 500
PCIe Express	4 x1				
Configurations	2 x1 + 1 x2				
	2 x2				
	1 x4				
Max. # PCIe Lanes	4	4	4	4	4

#### 2.3.3. Platform Controller Hub (PCH)

The Intel® Apollo Lake® processor family is a System on Chip (SoC) solution, including an integrated chipset.

The following table lists specific PCH features.

USB	2x USB 3.0 (Including USB 2.0)
	6x USB 2.0
VT-d	Supported
SATA RAID	Not supported

## 2.3.4. System Memory

The system memory supports a single DDR3L memory down configuration with a capacity of up to 8 GB. The maximum data transfer rate is 1866 MT/s for commercial temperature graded variants (non ECC). For industrial variants (ECC), the transfer rate is limited to 1600 MT/s.

The following table lists specific system memory features.

Memory Down	4 GB and 8 GB - DDR3L		
	Non ECC (for commercial temperature grade)		
	ECC (for industrial temperature grade)		
Peak Bandwidth	29.86 GB/s (for commercial temperature grade)		
	25.60 GB/s (for Industrial temperature grade)		

#### 2.3.5. Graphics

## 2.3.5.1. Digital Display Interfaces

Using DP 1.2 'Multi Media Stream Transport' it is possible to have two independent displays on DDIO. In total, a maximum of three independent displays are possible if including LVDS.

The COMe-mAL10 supports the following digital display interfaces (DDIs):

- 2x DP 1.2 on DDIO
- 1x eDP 1.4/LVDS



For the DP++ interface, it is recommended to use DP-to-HDMI and DP-to-DVI dongles that are compliant to the VESA DisplayPort Dual-Mode Standard only.

Otherwise there might be display detection issues, if dongles are used with FET level shifter for DDC translation.

#### 2.3.5.2. Display Resolution

The following table lists the maximum display resolution of the supported display interfaces.

Display Interfaces	Maximum Resolution
eDP	3840 x 2160 @ 60 Hz
DP 1.2 (++)	4096 x 2160 @ 60 Hz
HDMI 1.4	3840 x 2160 @ 30 Hz
DVI-D	3840 x 2160 @ 30 Hz



At 4K/UHD resolution, to increase link margin a DP redriver on the carrier is recommended.

#### 2.3.6. LVDS

Single channel LVDS with one pixel per clock and up to 24-bit color is available. The eDP to LVDS bridge is only necessary for LVDS support and can be removed if LVDS signals are optionally overlaid with eDP signals.

The following table lists the basic LVDS features.

LVD Channels	1x	
LVDS Bits / Pixel 24-bit color		
LVDS Maximum Resolution Depending on available panels (up to 1920 x 1280)		
PWM Backlight Control	Supported	
Supported Panel Data	JILI / EDID / VESA DisplayID	

#### 2.3.7. Audio

The Intel HDA link allows for a maximum of one codec to be connected.

### 2.3.8. PCI Express (PCIE) Lanes [0-3]

Four high-speed PCI Express Gen2.0 lanes support the PCIe lane configurations options  $(4 \times 1)$ ,  $(2 \times 1 + 1 \times 2)$ ,  $(2 \times 2)$ , and  $(1 \times 4)$  allowing for up to four separate external PCI devices.

The default configuration is (4x1) and supports four separate PCI devices if LAN is not supported. If LAN is supported, only three external PCI devices can be used, as LAN uses the fourth PCIe lane (PCIe #4).

The following table lists the supported PCI Express lane configurations.

COMe	SoC High-speed	Configuration 1(*)	Configuration 2	Configuration 3	Configuration 4
Lane	I/O Port	(4 x1)	(2 x1 + 1 x2)	(2 x2)	(1 x4)
PCIE_0	PCIe #0	x1	x1	x2	x4
PCIE_1	PCle #1	x1	x1		
PCIE_2	PCIe #2	x1	x2	x2	
PCIE_3	PCle #3	x1			
GBEO_MDI#	PCIE #4	LAN (*)	LAN	LAN	LAN

(\*) In Configuration 1, if LAN is implemented only three external PCIe devices can be used at the same time.

#### 2.3.9. USB

Both USB 3.0 and USB 2.0 ports are available, where USB 3.0 ports are backwards compatible with the USB 2.0 specification. A maximum of eight USB 2.0 ports are supported, this is made up on six USB 2.0 pots and two USB3.0/2.0 ports

The following table lists the supported USB features.

USB Ports	2x USB 3.0 (Including USB 2.0) 6x USB 2.0		
USB Over Current Signals	4x		
USB Client Port	1x (COMe port 7 can be configured as client port on all COMe-mAL10 variants)		

The USB 3.0 and USB 2.0 port combinations and the relationship between the COMe connector number and the SoC port number are listed in the following table.

COMe Port	SoC High- Speed I/O Port	USB 2.0	USB 3.0	Comment
USB0	USB#_1	✓	✓	Optionally, SoC port 0 (USB 3.0/2.0 dual role) might be connected to COMe port 0
USB1	USB#_2	✓	✓	
USB2	USB#_3	✓		
USB3	USB#_4	✓		
USB4	USB#_5	✓		
USB5	USB#_6	✓		
USB6	USB#_7	✓		Kontron's security chip is available on request. The security chip is connected to SoC Port 7 and COMe Port 6 (USB6) is not available with this option.
USB7	USB#_0	✓		USB dual role (Client / Host)



The xHCI controller supports wake up from suspend states S3, S4 and S5.

#### 2.3.10. SATA

The SATA high-speed storage interface supports two SATA Gen.3 ports with transfer rates of up to 6 Gb/s. The following SATA ports are available at the specified COMe connector ports.

The following table lists the supported SATA features.

COMe Port	SoC I/O Port	Comment
SATA_0	SATA #0	SATA Gen.3, 6 Gb/s
SATA_1	SATA #1	SATA Gen.3, 6 Gb/s

#### 2.3.11. Ethernet

The Intel® Ethernet Controllers i210 and i211, both support one Gigabit Ethernet connectivity. Which Ethernet controller is implemented depends on COMe-mAL10's chosen temperature grade. Both Ethernet controllers include physical layer (PHY) ports supporting Ethernet media dependent interfaces [0-3].

The following table lists the supported Ethernet features.

Ethernet	10/100/1000 Mbit	
Ethernet Controller	Intel ® i211AT Ethernet controller (for commercial temperature grade)	
	Intel® i210IT Ethernet controller (for industrial temperature grade)	

Some additional features of the Intel® i210 and i211 Ethernet controllers are:

- Energy Efficient Ethernet (IEEE 802.3az)
- Jumbo frames (up to 9 kB)
- Interrupt moderation, VLAN support, IP checksum
- RSS and MSI-X to lower CPU utilization in multi-core systems
- Advanced cable diagnostics, auto MDI-X
- Error correcting memory (ECC)
- IEEE1588/802.1AS precision time synchronization for Time Sensitive Networking (TSN) applications

#### 2.3.12. COMe High-speed Serial Interfaces Overview

High-speed serial interfaces, including PCI Express Gen. 2.0, USB 3.0, SATA Gen.3 and 1 Gb Ethernet are available on the COM Express® 220-pin connector. The following table provides an overview of the relationship between the COM Express® connector ports and the SoC high-speed I/O ports.

The following table lists the possible high-speed serial interface combinations.

COMe Port	SoC High-speed I/O Port	USB 3.0	PCIE	SATA	LAN	Comment
PCIE_0	PCIe #0		PCIe #0			PCI Express lane [0-15]
PCIE_1	PCIe #1		PCIe #1			
PCIE_2	PCIe #2		PCIe #2			
PCIE_3	PCIe #3		PCIe #3			
GBEO_MDI#	PCIe #4		PCIe #4		1 GbE	1 Gigabit Ethernet (*)
SATA_0	SATA #0			SATA #0		SATA Gen.3, 6 Gb/s
SATA_1	SATA #1			SATA #1		
USB_SS0	USB#_1	USB3#1				USB 3.0
USB_SS1	USB#_2	USB3#2				

(\*) If LAN is used only three external PCIe devices can be used at the same time.

## 2.3.13. Storage Features

The following table lists the supported on-board storage features.

eMMC	eMMC 5.0 NAND Flash
	2 GB to 64 GB pSLC (or 4 GB to 128 GB MLC)



Pseudo SLC (pSLC) is reconfigured MLC. pSLC memory capacity is half of the MLC capacity.

#### 2.3.14. BIOS/Software Features

The following table lists the supported BIOS and software features.

Supported BIOS	AMI Aptio V uEFI
Software	KEAPI 3 for all supported OS Linux PLD driver
	BIOS/ EFI Flash Utility for EFI shell, Windows 10 and Linux
	BIOS/EFI Utility for customers to implement Boot Logo
OS Support	Windows 10 (64 bit)
	Linux ( Yocto 64-bit) + LiveCD
	VxWorks 7.x

#### 2.3.15. COMe Features

The following table lists the supported COMe specification features.

SPI	Boot from an external SPI	
LPC	Supported	
UART	2x UART (RX/TX)	
LID Signals	Supported	
Sleep Signals	Supported	
SMBus	Supported	

## 2.3.16. Kontron Features

The following table lists the supported Kontron specific product features.

External I2C Bus	Fast I2C, MultiMaster capable
Embedded API	KEAPI3
Custom BIOS Settings / Flash	Supported
Backup	
Watchdog Support	Dual staged

## 2.4. Electrical Specification

### 2.4.1. Power Supply Voltage Specification

The COMe-mAL10 supports operation in both single supply power supply mode and ATX power supply mode.

The following table lists the power supply voltage specifications.

Supply Voltage (VCC)	12 V
Standby Voltage	5 V ±5 %
Supply Voltage Range (VCC)	4.75 V to 20 V
RTC	2.8 V to 3.47 V



5V Standby voltage is not mandatory for operation.

#### 2.4.1.1. Power Supply Rise Time

The input voltage rise time is 0.1 ms to 20 ms from input voltage  $\leq$ 10 % to nominal VCC. To comply with the ATX specification there must be a smooth and continuous ramp of each DC input voltage from 10 % to 90 % of the DC input voltage final set point.

### 2.4.1.2. Power Supply Voltage Ripple

The maximum power supply voltage ripple and noise is 100 mV peak-to-peak measured over a frequency bandwidth of 0 MHz to 20 MHz.

#### 2.4.2. Power Management

Power management options are available within the BIOS setup. The COMe-mAL10 implements the Advanced Configuration and Power Interface ACPI 5.0 hardware specification to control typical platform features such as power button and suspend states.

If VCC power is removed, 5 V ±5 % can be applied to the V\_5V\_STBY pins to support the following suspend-states:

- Suspend-to-Disk (S4)
- Suspend to RAM (S3)
- Soft-off state (S5)

The Wake-up event (S0) requires VCC power because the board is running.

#### 2.4.3. Power Supply Control Settings

The power supply control settings are set in the BIOS and enable the module to shut down, rest and wake from standby.

The following table lists the implemented power supply control settings.

Power Button (PWRBTN#)	Pin B12	To start the module using the power button, the PWRBTN# signal must be at least 50 ms (50 ms ≤ t < 4 s, typical 400 ms) at low level (Power Button Event). Pressing the power button for at least four seconds turns off power to the module (Power Button Override).
Power Good (PWR_OK)	Pin B24	PWR_OK is internally pulled up to 3.3 V and must be at the high level to power on the module. This can be driven low to hold the module from powering up as long as needed. The carrier needs to release the signal when ready.  Low level prevents the module from entering the SO state. A falling edge during SO causes a direct switch to S5 (Power Failure). After a power failure (PWR_OK going HIGH again) the module will not start up automatically.
Reset Button (SYS_RESET#)	Pin B49	When the SYS_RESET# pin is detected active (falling edge triggered), it allows the processor to perform a "graceful" reset, by waiting up to 25 ms for the SMBus to go idle before forcing a reset, even though activity is still occurring. Once the reset is asserted, it remains asserted for 5 ms to 6 ms regardless of whether the SYS_RESET# input remains asserted or not.
SM-Bus Alert (SMB_ALERT#)	Pin B15	With an external battery manager present and SMB_ALERT #connected, the module always powers on even if the BIOS switch "After Power Fail" is set to "Stay Off".



The COMe-mAL10 includes an additional cold reset during the first cold boot after a complete power loss (including battery voltage). This additional reset will not happen on any subsequent warm or cold reboots.

#### 2.4.4. Power Supply Modes

Setting the power supply controls enables the module to operating in either ATX power mode or in single power supply mode.

#### 2.4.4.1. ATX Mode

To start the module in ATX mode and power VCC, follow the step below.

- 1. Connect the ATX PSU with VCC and 5 VSB to set PWR\_OK to low and VCC to 0 V.
- 2. Press the power button to sets the PWR\_OK to high and powers VCC.

The PS\_ON# signal generated by SUS\_S3# (A15) indicates that the system is in Suspend to RAM state. An inverted copy of SUS\_S3# on the carrier board may be used to enable non-standby power on a typical ATX supply. The input voltage must always be higher than 5 V standby (VCC > 5 VSB) for Computer-On-Modules supporting a wide input voltage range down to 4.75 V.

The following table provides the ATX mode settings.

Table 8: ATX Mode Settings

State	PWRBTN#	PWR_OK	V5_StdBy	PS_ON#	VCC
G3	х	х	OV	х	0V
S5	high	low	5V	high	0V
S5 → S0	PWRBTN Event	low → high	5V	high →	0V→ VCC
50	high	high	5V	low	VCC

x – Defines that there is no difference if connected or open.

## 2.4.4.2. Single Supply Mode

In single supply mode, without 5V standby the module starts automatically when VCC power is connected and the Power Good input is open or at high level (internal PU to 3.3 V).

PS\_ON# is not used in this mode and VCC can be 4.75 V to 20 V.

To power on the module from S5 state, press the power button or reconnect VCC. Suspend/Standby states are not supported in single supply mode.

The following table provides the single supply mode settings.

Table 9: Single Supply Mode Settings

State	PWRBTN#	PWR_OK	V5_StdBy	VCC
G3	0V/x	0V/x	0V/x	0V/x
G3 → S0	high	open / high	open	connecting VCC
S5	high	open / high	open	VCC
S5 → S0	PWRBTN Event	open / high	open	reconnecting VCC

x – Defines that there is no difference if connected or open.



All ground pins must be connected to the carrier board's ground plane.

#### 2.5. Thermal Management

#### 2.5.1. Heatspreader Plate (HSP) Assembly and Metal Heat Slug

A heatspreader plate assembly is available for the COMe-mAL10, see Table 4: Product Specific Accessories. The heatspreader plate assembly is NOT a heat sink. The heatspreader works as a COM Express® standard thermal interface to be use with a heat sink or external cooling devices. External cooling must be provided to maintain the heatspreader plate at proper operating temperatures. Under worst-case conditions, the cooling mechanism must maintain an ambient air and heatspreader plate temperature on any spot of the heatspreader's surface according to the module specifications:

- ► 60°C for commercial grade modules
- ▶ 85°C for industrial temperature grade modules (E2)

Commercial temperature grade variants have no preconfigured Intel heatspreader and the supplied metal heat slug (packed separately in the delivery box for the heatspreader) must be installed.

Industrial temperature grade variants have a preconfigured Intel heatspreader and do not require the metal heat slug to be installed.



For industrial temperature grade variants the CPU comes with a preconfigured heatspreader and the supplied metal heat slug is not required.

#### 2.5.2. Active/Passive Cooling Solutions

Both active and passive thermal management approaches can be used with heatspreader plates. The optimum cooling solution varies, depending on the COM Express® application and environmental conditions. Active or passive cooling solutions provided from Kontron for the COMe-mAL10 are usually designed to cover the power and thermal dissipation for a commercial temperature range used in housing with proper airflow. For more information concerning possible cooling solutions, see Table 6: General COMe Accessories.

## 2.5.3. Operating with Kontron Heatspreader Plate (HSP) Assembly

The operating temperature requirements are:

- Maximum ambient temperature with ambient being the air surrounding the module
- Maximum measurable temperature on any part on the heatspreader's surface

Table 10: Heatspreader Temperature Specifications

Temperature Specification	Validation Requirements
Commercial Grade	at 60°C HSP temperature the CPU @ 100% load needs to run at nominal frequency
Industrial Grade (E2)	at 85°C HSP temperature the CPU @ 50% load is allowed to start throttling for thermal protection

#### 2.5.4. Operating without Kontron Heatspreader Plate (HSP) Assembly

The operating temperature is the maximum measurable temperature on any spot on the module's surface.

#### 2.5.5. On-board Fan Connector

The module's fan connector powers, controls and monitors a fan for chassis ventilation.

Table 11: 3-Pin Fan Connector Pin Assignment

Pin	Signal	Description	Type
1	Fan_Tach_IN#	Input voltage	I
2	V_FAN	Limited to max. 12 V (±10%) across the whole input range	PWR
3	GND	Power GND	PWR

To connect a standard 3-pin connector fan to the module, use one of the following adaptor cables:

- KAB-HSP 200 mm (PN 96079-0000-00-0)
- KAB-HSP 40 mm (PN 96079-0000-00-2)

If the input voltage is below 12 V or equal to 12 V, then the maximum supply current to the on-board fan connector is 350 mA and the fan output voltage is equal to the module input voltage. The maximum supply current is limited to 150 mA if the input voltage is more than 12 V but less than the maximum voltage input of 20 V.



Always check the fan specification according to the limitations of the supply current and supply voltage.

Table 12: Electrical Characteristics of the Fan Connector

Module Input Voltage (below 12 V or equal to 12 V)	
Module Input Voltage	<= 12 V
FAN Output Voltage	Equal to module's input voltage
FAN Output Current	Up to 350 mA
Module Input Voltage (higher than 12 V and up to a maximum of 20 V)	
Module Input Voltage	>12 V to <=20 V
FAN Output Voltage	12 V (±10%)
FAN Output Current	Limited to 150 mA

## 2.6. Environmental Specification

Kontron defines the operating and non-operating temperature grades for the COMe-mAL10. For more temperature grade information, see Chapter 2.1 Module Variants.

Table 13: Temperature Grade Specifications

Temperature Grades	Operating	Non-operating (Storage temperature)
Commercial Grade	0°C to +60°C	-30°C to +85°C
Industrial Grade (E2)	-40°C to +85°C	-40°C to +85°C

## 2.6.1. Humidity

#### Table 14: Humidity Specification

Humidity	
Relative Humidity	93 %, at +40°C, non-condensing (according to IEC 60068-2-78)

## 2.7. Standards and Certifications

The COMe-mAL10 complies with the following standards and certifications. For more information, contact Kontron Support.

Emission	EN55022: Class B
(EMC)	Information technology equipment, - Radio disturbance characteristics- Limits and methods
	of measurement
	IEC /EN 61000-6-3
	Electromagnetic compatibility (EMC) - Part 6-3:Generic standard – Emission standard for
	residential commercial and light industrial environments
	IEC/ EN 61000-3-2
	Harmonic current emissions
	IEC / EN 61000-3-3
	Voltage changes, voltage fluctuations and flicker
Immunity	IEC / EN 61000-6-2
(EMI)	Electromagnetic compatibility (EMC) – Part 6-2: Generic standards - Immunity for industrial
	environments
	Includes the following tests:
	IEC / EN 61000-4-2 - Electrostatic discharge immunity (ESD) IEC / EN 61000-4-3 - Radiated radio frequency electromagnetic field immunity
	IEC / EN 61000-4-5 - Nadiated radio frequency electromagnetic field immunity
	IEC / EN 61000-4-5 - Surge immunity test
	IEC / EN 61000-4-6 - Immunity to conducted disturbances
	IEC / EN 61000-4-8 - Power frequency magnetic field Immunity
	IEC / EN 61000-4-11 - Voltage dips, short interruptions, and voltage variations immunity
Safety	EN 62368-1
	Safety for audio/video and information technology equipment
	UL 60950-1 / CSA 60950-1
	Information Technology Equipment Including Electrical Business Equipment
	NWGQ2.E304278
	NWGQ8.E304278
Shock	IEC / EN 60068-2-27
	Non-operating shock test – (half-sinusoidal, 11 ms, 15 g)
Vibration	IEC / EN 60068-2-6
	Non-operating vibration – (sinusoidal, 10 Hz – 4000 Hz, +/- 0.15 mm, 2 g)
Theoretical	System MTBF (hour) = 792647h @ 40°C for COMe-mAL10 N3350 4G
MTBF	(Reliability report article number: 34008-0400-11-2)
	   System MTBF (hour) = 702799h @ 40°C for COMe-mAL10 E2 E3950 8E/32S
	(Reliability report article number: 34009-0832-16-7)
(RoHS2)	2011/65/EU
, , ,	Compliant with the directive on the restriction of the use of certain hazardous substances in
	electrical and electronic equipment.


#### 2.8. Mechanical Specification

The COMe-mAL10 is compliant with the mechanical specification of the COM Express® PICMG COM.0 Rev 2.1.

#### 2.8.1. Module Dimensions

The dimensions of the module are: 84 mm x 55 mm (3.3" x 2.17")

Figure 2: Module Dimensions



<sup>\*</sup>All dimensions are in mm.

#### 2.8.2. Module Height

The height of the module depends on the height of the implemented cooling solution. The COM Express® Specification does not specify the height of the cooling solution.

#### 2.8.3. Heatspreader Dimensions


The COMe-mAL10 is available in commercial and industrial temperature grade variants, where:

- Industrial temperature grade CPUs have a preconfigured Intel heatspreader
- Commercial temperature grade CPUs have no preconfigured Intel heatspreader and the supplied metal heat slug (packed separately in the delivery box for the heatspreader) must be installed



For industrial temperature grade variants the CPU comes with a preconfigured heatspreader and the supplied metal heat slug is not required.

Figure 3: Heatspreader and Metal Heat Slug Dimensions



<sup>\*</sup>All dimensions shown in mm.

#### 3/ Features and Interfaces

#### 3.1. eMMC Flash Memory

An optional embedded Multimedia Flash Card (eMMC) complying with the eMMC 5.0 specification can be permanently attached to the module, allowing for a capacity of up to 64 GByte NAND Flash. During the COMe-mAL10's manufacturing process, Multi Level Cell (MLC) eMMC is reconfigured to act as pseudo Single Level Cell (pSLC) eMMC to provide improved reliability, endurance and performance.

General eMMC Flash memory features are:

- 2 GByte to 64 GByte pSLC (or 4 GByte to 128 GByte MLC)
- eMMC 5.0 compatible

#### 3.2. LPC

The Low Pin Count (LPC) Interface signals are connected to the LPC bus bridge located in the CPU or integrated chipset. The LPC low speed interface can be used for peripheral circuits such as an external Super I/O controller that typically combines legacy-device support into a single IC. The implementation of this subsystem complies with the COM Express® Specification. For more information, refer to the COM Express® Design Guide maintained by PICMG or the official PICMG documentation.

The LPC bus does not support DMA (Direct Memory Access). When more than one device is used on LPC, a zero delay clock buffer is required that can lead to limitations for the ISA bus.

Table 15: Supported BIOS Features

Interface Signals	AMI EFI APTIO V
PS/2	Not supported
COM1/COM2	Supported as COM3 and COM4 (COM1/COM2 are already on-board)
LPT	Not supported
HWM	Not supported
Floppy	Not supported
GPIO	Not supported

Features marked as not supported do not exclude OS support, except for, HWM that is controlled by the BIOS setup within the Advanced setup menu and has no OS software support. The HWM is accessible via the System Management (SM) Bus, for more information see chapter 4.6 System Management (SM) Bus. If any other LPC Super I/O additional BIOS implementations are necessary contact Kontron Support.

## 3.3. Serial Peripheral Interface (SPI)

The Serial Peripheral Interface Bus (SPI bus) is a synchronous serial data link standard. Devices communicate in master/slave mode, where the master device initiates the data frame. Multiple slave devices are allowed with individual slave select (chip select) lines. SPI is sometimes called a four-wire serial bus, contrasting with three, two and one-wire serial buses.



The SPI interface can only be used with a SPI Flash device to boot from the external BIOS on the baseboard.

#### 3.3.1. SPI boot

It is not possible to flash to a SPI chip that is not the boot SPI Flash chip. To flash the SPI chip there are two possible options:

- Boot from internal SPI Flash chip and flash the internal SPI Flash chip
- Boot from external SPI Flash chip and flash the external SPI Flash chip

The COMe-mAL10 supports boot from an external 16 MB, 3 V serial SPI Flash, where pin A34 (BIOS\_DISO#) and pin B88 (BIOS\_DIS1#) configure the SPI Flash as shown in Table 16: SPI Boot Pin Configuration.

Table 16: SPI Boot Pin Configuration

Configuration	BIOS_DISO#	BIOS_DIS1#	Function
1	Open	Open	Boot on module SPI
2	GND	Open	Not supported
3	Open	GND	Boot on carrier SPI
4	GND	GND	Not supported



The BIOS does not support being split between two chips. Booting takes place either from the module SPI or from the baseboard SPI.

Table 17: Supported SPI Boot Flash Types for 8-SOIC Package

Size	Manufacturer	Part Number	Device ID
16MB	Maxim	MX25L12835F	0x20
16MB	Macronix	W25Q128FV	0x40
16MB	Micron	N25Q128A	0xBA

#### 3.3.2. Using an External SPI Flash

Initially, the EFI Shell is booted with an USB key containing the binary used to flash the SPI, plugged in on the system. Depending on which SPI is flashed, the (BIOS\_DIS1) jumper located on the COM Express® carrier must be used.

To flash the carrier or module Flash chip:

- 1. Connect a SPI flash with the correct size (similar to BIOS binary (\*.BIN) file size) to the carrier SPI interface.
- 2. Open pin A34 (BIOS\_DISO#) and connect pin B88 (BIOS\_DIS1#) to ground to enable the external SPI Flash to boot on carrier SPI.
- 3. Turn on the system and make sure that USB is connected then start the uEFI BIOS setup. (See Chapter 6.1: Starting the uEFI BIOS.)
- 4. Disable the BIOS lock:

Chipset > South Cluster Configuration > Miscellaneous Configuration > BIOS Lock > Disabled

- 5. Save and Exit the setup.
- 6. Reboot system into EFI shell.
- 7. From the EFI shell, enter the name of the partition of the USB Key in this example; select FS0: then press <enter>.
- 8. Enter the following:

FPT -F <biosname.BIN>

- 9. Wait until the program ends properly and then power cycle the whole system.
- 10. The system is now updated.



Depending on the state of the external SPI Flash, the program may display up to two warning messages printed in red. Do not stop the process at this point! After a few seconds of timeout, flashing proceeds. For more information, refer to the <a href="EMD Customer Section.">EMD Customer Section.</a>

### 3.3.3. External SPI Flash on Modules with Intel® Management Engine

If booting from the external (baseboard mounted) SPI Flash then exchanging the COM Express® module for another module of the same type will cause the Intel® Management Engine (ME) to fail during the next start. This is due to the design of the ME that bounds itself to every module to which it was previously flashed. In the case of an external SPI Flash, this is the module present at flash time.

To avoid this issue, conduct a complete flash of the external SPI Flash device after changing the COM Express® module for another module. If disconnecting and reconnecting the same module again, this step is not necessary.

#### 3.4. Fast I2C

Fast I2C supports transfer between components on the same board. The COMe-mAL10 features an embedded I2C controller connected to the LPC Bus.

The I2C controller supports:

- Multimaster transfers
- Clock stretching
- Collision detection
- Interruption on completion of an operation

#### 3.5. UART

The UART implements a serial communication interface and supports up to two serial RX/TX ports defined in the COM Express® specification on pin A98 (SERO\_TX) and pin A99 (SERO\_RX) for UARTO, and pin A101 (SER1\_TX) and pin A102 (SER1\_RX) for UART1. The UART controller is fully 16550A compatible.

**UART** features are:

- On-Chip bit rate (baud rate) generator
- No handshake lines
- Interrupt function to the host
- FIFO buffer for incoming and outgoing data

#### 3.6. Dual Staged Watchdog Timer (WTD)

A watchdog timer or (computer operating properly (COP) timer) is a computer hardware or software timer. If there is a fault condition in the main program, the watchdog triggers a system reset or other corrective actions. The intention is to bring the system back from the non-responsive state to normal operation.

Possible fault conditions are a hang, or neglecting to service the watchdog regularly. Such as writing a "service pulse" to it, also referred to as "kicking the dog", "petting the dog", "feeding the watchdog" or "triggering the watchdog".

The COMe-mAL10 offers a watchdog that works with two stages that can be programmed independently and used stage by stage.

Table 18: Dual Staged Watchdog Timer- Time-Out Events

0000ь	No action	The stage is off and will be skipped.	
0001b	Reset	A reset restarts the module and starts a new POST and operating system.	
0101b	Delay -> No action*	Might be necessary when an operating system must be started and the time for the first trigger pulse must be extended. Only available in the first stage.	
1000b	WDT Only	This setting triggers the WDT pin on the baseboard connector (COM Express® pin B27) only.	
1001b	Reset + WDT		
1101b	DELAY + WDT -> No action*		

#### 3.6.1. Watchdog Timer Signal

Watchdog time-out event (pin B27) on COM Express® connector offers a signal that can be asserted when a watchdog timer has not been triggered within a set time. The WDT signal is configurable to any of the two stages. After reset, the signal is automatically deasserted. If deassertion is necessary during runtime, contact Kontron Support for further help.

#### 3.7. GPIO

Eight GPIO pins are available, with four pins for the in-direction (pin A54 for GPIO, pin A63 for GPI1, pin A67 for GPI2 and pin A85 for GPI3) and four pins for the out-direction (pin A93 for GPO0, pin B54 for GPO1, pin B57 for GPO2 and pin B63 for GPO3). The type of termination resistor on the module sets the direction of the GPIO where GPIs are terminated with pull-up resistors and GPOs are terminated with pull-down resistors.

Due to, the fact that both the pull-up and pull-down termination resistors are weak, it is possible to override the termination resistors using external pull-ups, pull-downs or IOs. Overriding the termination resistors means that the eight GPIO pins can be considered as bi-directional since there are no restrictions whether you use the available GPIO pins in the in-direction or out-direction.

## 3.8. Real Time Clock (RTC)

The RTC keeps track of the current time accurately. The RTC's low power consumption means that the RTC can be powered from an alternative source of power, enabling the RTC to continue to keep time while the primary source of power is off or unavailable. The COMe-mAL10's RTC battery voltage range is 2.8 V - 3.47 V.

#### 3.9. Trusted Platform Module (TPM 2.0)

A Trusted Platform Module (TPM) stores RSA encryption keys specific to the host system for hardware authentication. The term TPM refers to the set of specifications applicable to TPM chips. The LPC bus connects the TPM chip to the CPU.

Each TPM chip contains an RSA key pair called the Endorsement Key (EK). The pair is maintained inside the TPM chip and cannot be accessed by software. The Storage Root Key (SRK) is created when a user or administrator takes ownership of the system. This key pair is generated by the TPM based on the Endorsement Key and an ownerspecified password.

A second key, called an Attestation Identity Key (AIK) protects the device against unauthorized firmware and software modification by hashing critical sections of firmware and software before they are executed. When the system

attempts to connect to the network, the hashes are sent to a server that verifies they match the expected values. If any of the hashed components have been modified since the last started, the match fails, and the system cannot gain entry to the network.

### 3.10. Kontron Security Solution

The Kontron Security Solution feature is available on request and offers a hardware and software solution that includes an embedded hardware security module and a software framework to protect applications.

On request, the COMe-mAL10 can be equipped with a security chip connected to SoC port 7 (= COMe USB6). Integrated security solution features are:

- Copy protection
- ▶ IP protection
- License model enforcement

If required, customers can customize the solution to meet specific needs. For more information, contact Kontron Support.

### 3.11. SpeedStep™ Technology

SpeedStep<sup>TM</sup> technology enables the adaption of high performance computing in applications by switching automatically between maximum performance mode and battery-optimized mode, depending on the needs of the application. When battery powered or running in idle mode, the processor drops to lower frequencies (by changing the CPU ratios) and voltage, thus conserving battery life while maintaining a high level of performance. The frequency is automatically set back to the higher frequency, allowing you to customize performance.

In order to use the Intel® Enhanced SpeedStep™ technology the operating system must support SpeedStep™ technology.

By deactivating the SpeedStep<sup>™</sup> feature in the BIOS Setup, manual control or modification of the CPU performance is possible. To achieve manual control setup the CPU Performance State in the BIOS Setup or use third party software to control the CPU Performance States.

# 4/System Resources

# 4.1. Interrupt Request (IRQ) Lines

The following table specifies the device connected to each Interrupt line or if the line is available for new devices.

Table 19: Interrupt Requests

IRQ	General Usage	Project Usage
0	Timer	Timer
1	Keyboard	Keyboard (Super I/O)
2	Redirected secondary PIC	Redirected secondary PIC
3	COM2	COM2
4	COM1	COM1
5	LPT2/PCI devices	One of COM3+4
6	FDD	One of COM3+4 or not used
7	LPT1	LPT1 or one of COM3+4
8	RTC	RTC
9	SCI / PCI devices	Free for PCI devices
10	PCI devices	Free for PCI devices
11	PCI devices	Free for PCI devices
12	PS/2 mouse	Free for PCI devices
13	FPU	FPU
14	IDE0	Not used
15	IDE1	Not used

### 4.2. Memory Area

The following table specifies the usage of the address ranges within the memory area.

Table 20: Designated Memory Location

Address Range (hex)	Size	Project Usage
0000000-0009FBFF	639 KB	Real mode memory
0009FC00-0009FFFF	1 KB	Extended BDA
000A0000-000BFFFF	128 KB	Display memory (legacy)
000C0000-000CBFFF	48 KB	VGA BIOS (legacy)
000CC000-000DFFFF	80 KB	Option ROM or XMS (legacy)
000E0000-000EFFFF	64 KB	System BIOS extended space (legacy)
000F0000-000FFFFF	64 KB	System BIOS base segment (legacy)
00100000-7FFFFFF	128 MB	System memory (Low DRAM)
80000000-FFF00000	2 GB – 1 MB	PCI memory, other extensions (Low MMIO)
FEC00000-FEC00FFF	4 KB	IOxAPIC
FED00000-FED003FF	1 KB	HPET (Timer)
FED40000-FED40FFF	4KB	Always reserved for LPC TPM usage
FEE00000-FEEFFFFF	1MB	Local APIC region
FFFC0000-FFFFFFF	256 KB	Mapping space for BIOS ROM/Boot vector
10000000-17FFFFFF	2 GB	System memory (High DRAM)
180000000-F00000000	58 GB	High MMIO

# 4.3. I/O Address Map

The I/O port addresses are functionally identical to a standard PC/AT. All addresses not mentioned in this table should be available. We recommend that you do not use I/O addresses below 0100h with additional hardware, for compatibility reasons, even if the I/O address is available.

Table 21: Designated I/O Port Address

I/O Address Range	General Usage	Project Usage	
000-00F	DMA-Controller (Master) (8237)	DMA-Controller (Master) (8237)	
020-021	Interrupt-Controller (Master) (8259)	Interrupt-Controller (Master) (8259)	
024-025			
028-029			
02C-02D			
030-031			
034-035			
038-039 03C-03D			
03E-03B	SuperIO (Winbond)	External SuperIO (Winbond)	
040-043	Programmable Interrupt Timer (8253)	Programmable Interrupt Timer (8253)	
050-053	Programmable interrupt rimer (6255)	Programmable interrupt rimer (6255)	
04E-04F	2 <sup>nd</sup> SuperIO, TPM etc.	TPM	
041-041	2 Superio, Frintetc.	TEIVI	
060, 064	KBD Interface-Controller (8042)	KBD Interface-Controller (8042)	
061, 063	NMI Controller	NMI Controller	
065, 067			
062, 066	Embedded Microcontroller	Not used	
070-071	RTC CMOS / NMI mask	RTC CMOS / NMI mask	
072-073	RTC Extended CMOS	RTC Extended CMOS	
080-083	Debug port	Debug port	
0A0-0A1	Interrupt-Controller (Slave) (8259)	Interrupt-Controller (Slave) (8259)	
0A4-0A5			
0A8-0A9			
OAC-OAD			
0B0-0B1 0B4-0B5			
0B4-0B5 0B8-0B9			
OBC-OBD			
0B2-0B3	APM control	APM control	
0C0-0DF	DMA-Controller (Slave) (8237)(N/A)	Not used	
0F0-0FF	FPU (N/A)	Not used	
170-177	HDD-Controller IDE1 Master	Not used	
1F0-1F7	HDD-Controller IDEO Master	Not used	
200-207	Gameport	Not used	
220-22F	Soundblaster®	Not used	
279	ISA PnP	ISA PnP	
278-27F	Parallel port LPT2	Not used	
295-296	Hardware monitor (Winbond default)	Reserved (If SuperIO present)	
2B0-2BF	EGA	Not used	
2D0-2DF	EGA	Not used	
2E8-2EF	Serial port COM 4	Serial port COM4 (optional)	
2F8-2FF	Serial port COM 2	Serial port COM2 from CPLD	

I/O Address Range	General Usage	Project Usage	
300-301	MIDI	Not used	
300-31F	System specific peripherals	Not used	
370-377	Floppy disk controller	Not used	
376-377	HDD-Controller IDE1 Slave	Not used	
378-37F	Parallel port LPT 1	LPT1 (If SuperIO present)	
3BC-3BF	Parallel port LPT3	Not used	
3C0-3CF	VGA/EGA	VGA/EGA	
3D0-3DF	CGA	Not used	
3E0-3E1	PCMCIA ExCA interface	Not used	
3E8-3EF	Serial port COM3	Serial port COM3 (optional)	
3F0-3F7	Floppy Disk Controller	Not used	
3F6-3F7	HDD controller IDEO Slave	Not used	
3F8-3FF	Serial Port COM1	Serial port COM1	
4D0-4D1	Interrupt-Controller (Slave)	Interrupt-Controller (Slave)	
A80-A81	Kontron CPLD	Kontron CPLD control port	
CF8	PCI configuration address	PCI configuration address	
CF9	Reset control	Reset control	
CFC-CFF	PCI configuration data	PCI configuration data	



Other PCI device I/O addresses are allocated dynamically and not listed here. For more information on how to determine I/O address usage, refer to the OS documentation.

# 4.4. Peripheral Component Interconnect (PCI) Devices

All devices follow the Peripheral Component Interconnect (PCI) 2.3 and PCI Express Base 1.0a specification. The BIOS and Operating System (OS) control the memory and I/O resources. For more information, refer to the PCI 2.3 specification.

#### 4.5. I2C Bus

The following table specifies the devices connected the I2C bus including the I2C address.

Table 22: I2C Bus Port Address

I2C Address	Used For	Available	Comment
58h		No	Internally reserved
A0h	JIDA-EEPROM	No	Module EEPROM
AEh	FRU-EEPROM	No	Recommended for Baseboard EEPROM

# 4.6. System Management (SM) Bus

The 8-bit SMBus address uses the LSB (Bit 0) for the direction of the device.

- Bit0 = 0 defines the write address
- ▶ Bit0 = 1 defines the read address

The 8-bit address listed below shows the write address for all devices. The 7-bit SMB address shows the device address without bit 0.


Table 23: SMBus Address

8-bit Address	7-bit Address	Device	Comment	SMBus
5Ch	2Eh	HWM NCT7802Y	Do not use under any circumstances	SMB
A0h	50h	SPD DDR Channel 1 (SO-DIMM)		SMB
A4h	52h	SPD DDR Channel 2 (SO-DIMM)		SMB
30h	18h	SO-DIMM Thermal Sensor	If available on the used memory-module	SMB
34h	1Ah	SO-DIMM Thermal Sensor channel 2	If available on the used memory-module	SMB

### 5/ COMe Interface Connector

The COMe-mAL10 supports one COMe Interface connector (X1A) that is mounted on the bottom side of the module and contains two rows: row A (1-100) and row B (1-100). The figure below shows the position of the connectors and indicates the first pin in row A.

Figure 4: X1A COMe Interface Connector



<sup>\*</sup>All dimensions are in mm.

### 5.1. X1A Signals

The terms used in the connector pin assignment tables and a description of the signal type can be found in Table 24: General Signal Description. If more information is required, the Appendix at the end of this user guide and the PICMG specification COMe Rev 2.1 Type 10 standard, contain additional information.



The information within the COMe Interface connectors pin assignment tables is complimentary to the COM.0 Rev 2.1 Type 6 standard. For more information, contact Kontron Support.

Table 24: General Signal Description

Туре	Description	Туре	Description
NC	Not Connected (on this product)	0-1,8	1.8 V Output
1/0-3,3	Bi-directional 3.3 V I/O-Signal	0-3,3	3.3 V Output
I/0-5T	Bi-dir. 3.3 V I/O (5 V Tolerance)	0-5	5 V Output
I/O-5	Bi-directional 5V I/O-Signal	DP-I/O	Differential Pair Input/Output
I-3,3	3.3 V Input	DP-I	Differential Pair Input
I/OD	Bi-directional Input/Output Open Drain	DP-O	Differential Pair Output
I-5T	3.3 V Input (5 V Tolerance)	PU	Pull-Up Resistor
OA	Output Analog	PD	Pull-Down Resistor
OD	Output Open Drain	PDS Pull-Down-Strap	
+ and -	Differential Pair Differentiator	PWR	Power Connection
		PWR GND	Power Ground Connection

## NOTICE

To protect external power lines of peripheral devices, make sure that: the wires have the right diameter to withstand the maximum available current.

The enclosure of the peripheral device fulfills the fire-protection requirements of IEC/EN60950.

### 5.1.1. Connector X1A Row A 1 - A110

Table 25: Connector X1A Row A Pin Assignment (A1-A110)

Pin	COMe Signal	Description	Туре	Termination	Comment
A1	GND	Power Ground	PWR GND		
A2	GBE0_MDI3-	Ethernet Media Dependent Interface 3	DP-I/O		
А3	GBE0_MDI3+				
A4	GBE0_LINK100#	Ethernet speed LED indicator	OD		
A5	GBE0_LINK1000#				
A6	GBE0_MDI2-	Ethernet Media Dependent Interface 2	DP-I/O		
A7	GBE0_MDI2+				
A8	GBE0_LINK#	LAN link LED indicator (LED)	OD		
A9	GBE0_MDI1-	Ethernet Media Dependent Interface 1	DP-I/O		
A10	GBE0_MDI1+				
A11	GND	Power Ground	PWR GND		
A12	GBE0_MDI0-	Ethernet Media Dependent Interface 0	DP-I/O		
A13	GBE0_MDI0+				
A14	GBE0_CTREF	Reference voltage for Carrier Board Ethernet magnetics center tab. The reference voltage is determined by the requirements of the Module PHY and may be as low as 0V and as high as 3.3V.	0		1 nF capacitor to GND
A15	SUS_S3#	Indicates system is in Suspend to RAM (or deeper) state. An inverted copy of SUS_S3# on Carrier Board may be used to enable non-standby power on a typical ATX supply.	0-3.3	PD 10 kΩ	
A16	SATA0_TX+	SATA transmit data pair 0	DP-0		
A17	SATA0_TX-				
A18	SUS_S4#	Indicates system is in Suspend to Disk (or deeper) state	0-3.3	PD 10 kΩ	
A19	SATA0_RX+	SATA receive data pair 0	DP-I		
A20	SATAO_RX-				
A21	GND	Power Ground	PWR GND		
A22	USB_SSRX0-	USB super speed receive data pair 0	DP-I		
A23	USB_SSRX0+				
A24	SUS_S5#	Indicates system is in Soft Off state	0-3.3		
A25	USB_SSRX1-	USB super speed receive data pair 1	DP-I		
A26	USB_SSRX1+				
A27	BATLOW#	Provides a battery-low signal to the module to indicate external battery is low	I-3.3	PU 10 kΩ, 3.3 V (S5)	Assertion prevents wake from S3-S5 state
A28	ATA_ACT#	Serial ATA activity LED indicator	OD-3.3	PU 10 kΩ, 3.3 V (S0)	Can sink 15 mA
A29	HDA_SYNC	HD Audio Sync	0-3.3		
A30	HDA_RST#	HD Audio Reset	0-3.3		
A31	GND	Power Ground	PWR GND		
A32	HDA_CLK	HD Audio Bit Clock Output	0-3.3		

Pin	COMe Signal	Description	Туре	Termination	Comment
A33	HDA_SDOUT	HD Audio Serial Data Out	0-3.3		
A34	BIOS_DISO#	BIOS selection straps 0 determines the BIOS boot device	I-3.3	PU 10 kΩ, 3.3 V (S5)	
A35	THRMTRIP#	Thermal Trip indicates CPU has entered thermal shutdown	0-3.3	PU 10 kΩ, 3.3 V (S0)	Thermal trip event transition to 55 indicator
A36 A37	USB6- USB6+	USB 2.0 data differential pair port 6	DP-I/O	PD/PU in SoC	PD 15 KΩ ±5% on downstream facing port PU 1.5 KΩ ±5% on upstream facing port
A38	USB_6_7_0C#	USB overcurrent indicator port 6/7	I-3.3	PU 10 kΩ, 3.3 V (S5)	apstream racing port
A39	USB4-	USB 2.0 data differential pair port 4	DP-I/O	PD/PU in Soc	PD 15 KΩ ±5% on downstream facing port
A40	USB4+	-			PU 1.5 KΩ ±5% on upstream facing port
A41	GND	Power Ground	PWR GND		
A42 A43	USB2+	USB 2.0 data differential pair port 2	DP-I/O	PD/PU in Soc	PD 15 K $\Omega$ ±5% on downstream facing port PU 1.5 K $\Omega$ ±5% on upstream facing port
A44	USB_2_3_0C#	USB overcurrent indicator port 2/3	I-3.3	PU 10 kΩ, 3.3V (S5)	
A45	USB0-	USB 2.0 data differential pairs port 0	DP-I/O	PD/PU in Soc	PD 15 KΩ ± 5% on downstream facing port
A46	USB0+				PU 1.5 KΩ ±5% on upstream facing port
A47	VCC_RTC	Real Time Clock (RTC) circuit power input	PWR 3V		Voltage range 2.8 V to 3.47 V
A48	EXCD0_PERST#	ExpressCard reset port 0	0-3.3	PD 10 kΩ	
A49	EXCD0_CPPE#	ExpressCard capable card request port 0	I-3.3	PU 10 kΩ, 3.3 V (S0)	
A50	LPC_SERIRQ	Serial interrupt request	I/OD-3.3	PU 8.2 kΩ, 3.3 V (S0)	
A51	GND	Power Ground	PWR GND		
A52	RSVD	Reserved for future use	NC		
A53	RSVD				
A54	GPI0	General purpose input 0	I-3.3	PU 20 kΩ, 3.3 V (S0)	
A55	RSVD	Reserved for future use	NC		
A56	RSVD				
A57	GND	Power Ground	PWR GND		
A58	PCIE_TX3+	PCI Express transmit lane 3	DP-0		
A59	PCIE_TX3-				
A60	GND	Power Ground	PWR GND		
A61	PCIE_TX2+	PCI Express transmit lane 2	DP-0		
A62	PCIE_TX2-			DI 201	
A63	GPI1	General purpose input 1	I-3.3	PU 20 kΩ, 3.3 V (S0)	
A64	PCIE_TX1+	PCI Express transmit lane 1	DP-0		
A65	PCIE_TX1-				

Pin	COMe Signal	Description	Type	Termination	Comment
A66	GND	Power Ground	PWR GND		
A67	GPI2	General purpose input 2	I-3.3	PU 20 kΩ, 3.3 V (50)	
A68	PCIE_TX0+	PCI Express transmit lane 0	DP-0		
A69	PCIE_TX0-				
A70	GND	Power Ground	PWR GND		
A71	LVDS_A0+	LVDS channel A DATO or EDP Lane 2	DP-0		
A72	LVDS_A0-	transmit			
A73	LVDS_A1+	LVDS channel A DAT1 or EDP Lane 1	DP-0		
A74	LVDS_A1-	transmit			
A75	LVDS_A2+	LVDS channel A DAT2 or EDP Lane 0	DP-0		
A76	LVDS_A2-	transmit			
A77	LVDS_VDD_EN	LVDS or EDP panel power control	0-3.3	PD 100 kΩ	
A78	LVDS_A3+	LVDS channel A DAT3	DP-0		
A79	LVDS_A3-				
A80	GND	Power Ground	PWR GND		
A81	LVDS_A_CK+	LVDS channel A clock or EDP lane 3	DP-0		Clock 20 MHz to 80 MHz
A82	LVDS_A_CK-	transmit			
A83	LVDS_I2C_CK	I2C Clock for LVDS display or eDP AUX +	1/0-3.3	PU 2.2 kΩ,	
				3.3 V (S0)	
A84	LVDS_I2C_DAT	I2C Data line for LVDS display or eDP AUX -	1/0-3.3	PU 2.2 kΩ,	
				3.3 V (S0)	
A85	GPI3	General purpose input 3	I-3.3	PU 20 kΩ 3.3V (S0)	
A86	RSVD	Reserved for future use	NC	J.JV (JU)	
A87	eDP_HPD	Detection of Hot Plug / Unplug	I-3.3	100 kΩ EDP	
A88	PCIE_CK_REF+	Reference PCI Express Clock for all PCI	DP-0	100 K22 CD1	100 MHz
A89	PCIE_CK_REF-	Express and PCI Express Graphics lanes			100 141112
A90	GND	Power Ground	PWR GND		
A91	SPI_POWER	3.3 V Power Output for external SPI	0-3.3		100 mA maximum
/\31	Ji I_I OWEI	Flash	0 3.3		100 m/ maximam
A92	SPI_MISO	Data in to module from carrier SPI (SPI Master IN Slave Out)	I-3.3		
A93	GP00	General purpose output 0	0-3.3	PD 20 kΩ	
A94	SPI_CLK	Clock from Module to Carrier SPI	0-3.3		
A95	SPI_MOSI	Data out from Module to Carrier SPI	0-3.3		
A96	TPM_PP	TPM physical presence	I-3.3	PD 10 kΩ	TMP does not use this functionality
A97	TYPE10#	Indicates to Carrier Board that type 10 module is installed	PDS	PD 47 kΩ	
A98	SERO_TX	Serial port 0 TXD	0-3.3		20 V protection circuit implemented on- module, PD on carrier boards needed for proper operation
A99	SERO_RX	Serial port 0 RXD	I-5T	PU 47 kΩ, 3.3 V (S0)	20 V protection circuit implemented on-module
A100	GND	Power Ground	PWR GND		

Pin	COMe Signal	Description	Туре	Termination	Comment
A101	SER1_TX	Serial port 1 TXD	0-3.3		20 V protection circuit implemented on-module, PD on carrier boards needed for proper operation
A102	SER1_RX	Serial port 1 RXD	I-5T	PU 47 kΩ, 3.3 V (S0)	20 V protection circuit implemented on-
A103	LID#	LID switch input	I-3.3	PU 47 KΩ, 3.3 V (S5)	module
A104	VCC_12V	Main input voltage (4.75 V to 20 V)	PWR		
A105	VCC_12V		4.75 V to 20 V		
A106	VCC_12V		20 V		
A107	VCC_12V				
A108	VCC_12V				
A109	VCC_12V				
A110	GND	Power Ground	PWR GND		

<sup>+</sup> and - Differential pair differentiator

### 5.1.2. Connector X1A Row B1 - B110

Table 26: Connector X1A Row B Pin Assignment (B1-B110)

Pin	COMe Signal	Description	Type	Termination	Comment
B1	GND	Power Ground	PWR GND		
B2	GBE0_ACT#	Ethernet Controller activity LED indicator	OD		
В3	LPC_FRAME#	Indicates the start of an LPC cycle	0-3.3		
В4	LPC_AD0	LPC multiplexed command,	1/0-3.3		
B5	LPC_AD1	address and data bus			
В6	LPC_AD2				
В7	LPC_AD3				
B8	LPC_DRQ0#	LPC serial DMA master request	NC		Not supported on
B9	LPC_DRQ1#				Apollo Lake SoC
B10	LPC_CLK	LPC 25 MHz clock output	0-3.3	PD 20 kΩ in Soc	25 MHz
B11	GND	Power Ground	PWR GND		
B12	PWRBTN#	Power Button - a falling edge creates a power button event	I-3.3	PU 10 kΩ, 3.3 V	Power button events can be used to bring a system out of S5 soft-off and other suspend states, as well as powering the system down.
B13	SMB_CLK	SMBus clock line	0-3.3	PU 2.56 kΩ, 3.3 V (S5)	
B14	SMB_DAT	SMBus bidirectional data line	1/0-3.3	PU 2.56 kΩ, 3.3 V (S5)	
B15	SMB_ALERT#	SMBus alert generates a SMI# or wakes the system	1/0-3.3	PU 2.2 kΩ, 3.3 V (S5)	
B16	SATA1_TX+	SATA transmit data pair 1	DP-0		
B17	SATA1_TX-				
B18	SUS_STAT#	Indicates imminent suspend operation; used to notify LPC devices.	0-3.3		
B19	SATA1_RX+	SATA receive data pair 1	DP-I		
B20	SATA1_RX-				
B21	GND	Power Ground	PWR GND		
B22	USB_SSTXO-	USB super speed transmit pair	DP-0		
B23	USB_SSTX0+	0			
B24	PWR_OK	Power OK from main power supply	I-5T	PU 61 kΩ, 3.3 V	20 V protection circuit implemented on module
B25	USB_SSTX1-	USB super speed transmit pair 1	DP-0		
B26	USB_SSTX1+				
B27	WDT	Indicates watchdog time-out event has occurred	0-3.3	PD 10 kΩ	
B28	HDA_SDIN2	Audio Codec serial data input 2	NC		Not supported on
B29	HDA_SDIN1	Audio Codec serial data input 1	NC		Apollo Lake SoC
B30	HDA_SDIN0	Audio Codec serial data input 0	I-3.3		

Pin	COMe Signal	Description	Туре	Termination	Comment
B31	GND	Power Ground	PWR GND		
B32	SPKR	Speaker output provides the PC beep signal and is mainly intended for debugging purposes	0-3.3		
B33	I2C_CK	I2C port clock output	0-3.3	PU 2.21 kΩ, 3.3 V (S5)	
B34	I2C_DAT	I2C port data I/O line	1/0-3.3	PU 2.21 kΩ, 3.3 V (S5)	
B35	THRM#	Input from off-module temp sensor indicating an over-temp situation	I-3.3	PU 10 kΩ, 3.3 V (S0)	No function implemented
B36	USB7-	USB 2.0 differential data pairs (host) port 7	DP-I/O	PD/PU in SoC	PD 15 k $\Omega$ +/- 5% on downstream facing port
B37	USB7+				PU 1.5 kΩ +/- 5% on upstream facing port
B38	USB_4_5_0C#	USB overcurrent indicator port 4/5	I-3.3	PU 10 kΩ, 3.3 V (S5)	
B39 B40	USB5- USB5+	USB 2.0 differential data pairs port 5	DP-I/O	PD/PU in SoC	PD 15 k $\Omega$ +/- 5% on downstream facing port PU 1.5 k $\Omega$ +/- 5% on
					upstream facing port
B41	GND	Power Ground	PWR GND		
B42 B43	USB3+	USB 2.0 differential data pairs port 3	DP-I/O	PD/PU in SoC	PD 15 $k\Omega$ +/- 5% on downstream facing port PU 1.5 $k\Omega$ +/- 5% on upstream facing port
B44	USB_0_1_0C#	USB overcurrent indicator port 0/1	I-3.3	PU 10 KΩ, 3.3 V (S5)	
B45	USB1-	USB 2.0 differential data pairs port 1	DP-I/O	PD/PU in SoC	PD 15 k $\Omega$ +/- 5% on downstream facing port PU 1.5 k $\Omega$ +/- 5% on
B46	USB1+				upstream facing port
B47	EXCD1_PERST#	ExpressCard expansion, reset port 1	0-3.3	PD 10 kΩ	
B48	EXCD1_CPPE#	ExpressCard expansion, capable card request port 1	I-3.3	PU 10 KΩ, 3.3 V (S0)	
B49	SYS_RESET#	Reset button input	I-3.3	PU 3.48 kΩ, 3.3 V (S5)	
B50	CB_RESET#	Carrier board reset- resets output from module to carrier board	0-3.3		
B51	GND	Power Ground	PWR GND		
B52	RSVD	Reserved for future use	NC		
B53	RSVD				
B54	GP01	General purpose output 1	0-3.3	PD 20 kΩ	
B55	RSVD	Reserved for future use	NC		
B56	RSVD				
B57	GPO2	General purpose output 2	0-3.3	PD 20 KΩ	
B58	PCIE_RX3+	PCI Express receive lane 3	DP-I		
B59	PCIE_RX3-				
B60	GND	Power Ground	PWR		

Pin	COMe Signal	Description	Туре	Termination	Comment
B61	PCIE_RX2+	PCI Express receive lane 2	DP-I		
B62	PCIE_RX2-				
B63	GPO3	General purpose output 3	0-3.3	PD 20 KΩ	
B64	PCIE_RX1+	PCI Express receive lane 1	DP-I		
B65	PCIE_RX1-				
B66	WAKE0#	PCI Express Wake Event, wake up signal	I-3.3	PU 10 KΩ, 3.3 V (S5)	
B67	WAKE1#	General purpose Wake Event wake up signal, to implement wake-up on PS2 keyboard or mouse	I-3.3	PU 10 KΩ, 3.3 V (S5)	
B68	PCIE_RX0+	PCI Express receive lane 0	DP-I		
B69	PCIE_RX0-				
B70	GND	Power Ground	PWR GND		
B71	DDI0_PAIR0+	DDIO data pair 0	DP-0		
B72	DDIO_PAIRO-				
B73	DDI0_PAIR1+	DDIO data pair 1	DP-0		
B74	DDI0_PAIR1-				
B75	DDI0_PAIR2+	DDIO data pair 2	DP-0		
B76	DDI0_PAIR2-				
B77	DDI0_PAIR4+	DDIO data pair 4	NC		Not supported on
B78	DDI0_PAIR4-				Apollo Lake SoC
B79	LVDS/BKLT_EN	LVDS or EDP panel backlight enable (ON)	0-3.3	PD 100 kΩ	
B80	GND	Power Ground	PWR GND		
B81	DDIO_PAIR3+	DDIO data pair 3	DP-0		
B82	DDIO_PAIR3-				
B83	LVDS/BKLT_CTRL	LVDS or EDP panel backlight brightness control	0-3.3		
B84	VCC_5V_SBY	5V Standby	PWR 5 V (S5)		Optional, not necessary
B85	VCC_5V_SBY				in single supply mode
B86	VCC_5V_SBY				
B87	VCC_5V_SBY				
B88	BIOS_DIS1#	BIOS selection strap to determine BIOS boot device	I-3.3	PU 10 KΩ, 3.3 V (S5)	
B89	DDO_HPD	DDIO hot plug detect	I-3.3	PD 100 kΩ	
B90	GND	Power Ground	PWR GND		
B91	DDIO_PAIR5+	DDIO data pair 5	NC		Not supported on
B92	DDIO_PAIR5-				Apollo lake SoC
B93	DDIO_PAIR6+	DDIO data pair 6	NC		Not supported on Apollo lake SoC
B94	DDIO_PAIR6-				Optional connection to USB2_OTG_ID
B95	DDIO_DCC_AUX_SEL	DDIO DCC/ Aux select	I-3.3	PD 1 MΩ	
B96	USB_HOST_PRSNT	USB host preset	I-3.3	PD 100 kΩ	Internal connection to USB2_VBUS_SNS
B97	SPI_CS#	Chip select for carrier board SPI	0-3.3		
B98	DDIO_CTRLCLK_AUX+	DDIO auxiliary clock control signal	I/0-3.3 v	PD 100 kΩ	

Pin	COMe Signal	Description	Туре	Termination	Comment
B99	DDIOCTRLDATA_AUX-	DDIO auxiliary data control signal		PD 100 kΩ, 3,3V (S0)	
B100	GND	Power Ground	PWR GND		
B101	FAN_PWMOUT	Fan speed control by PWM Output	0-3.3		20 V protection circuit implemented on module, PD on carrier board needed for proper operation.  Default frequency of PWM signal is 25kHz.
B102	FAN_TACHIN	Fan tachometer input for fan with a two-pulse output	I-3.3	PU 47 kΩ, 3.3 V (S0)	20 V protection circuit implemented on
B103	SLEEP#	Sleep button signal used by ACPI operating system to bring system to sleep state or wake it up again	I-3.3	PU 47 kΩ, 3.3 V (S5)	module
B104	VCC_12V	Main input voltage (4.75 V-20 V)	PWR		
B105	VCC_12V		4.75 V to		
B106	VCC_12V		20 V		
B107	VCC_12V				
B108	VCC_12V				
B109	VCC_12V				
B110	GND	Power Ground	PWR GND		

<sup>+</sup> and - Differential pair differentiator

#### 6/uEFIBIOS

#### 6.1. Starting the uEFI BIOS

The COMe-mAL10 uses a Kontron-customized, pre-installed and configured version of Aptio ® V uEFI BIOS based on the Unified Extensible Firmware Interface (uEFI) specification and the Intel® Platform Innovation Framework for EFI. This uEFI BIOS provides a variety of new and enhanced functions specifically tailored to the hardware features of the COMe-mAL10.



The BIOS version covered in this document might not be the latest version. The latest version might have certain differences to the BIOS options and features described in this chapter.



Register for the EMD Customer Section to get access to BIOS downloads and PCN service.

The uEFI BIOS comes with a Setup program that provides quick and easy access to the individual function settings for control or modification of the uEFI BIOS configuration. The Setup program allows for access to various menus that provide functions or access to sub-menus with further specific functions of their own.

To start the uEFI BIOS Setup program, follow the steps below:

- 1. Power on the board.
- 2. Wait until the first characters appear on the screen (POST messages or splash screen).
- **3.** Press the <DEL> key.
- 4. If the uEFI BIOS is password-protected, a request for password will appear. Enter either the User Password or the Supervisor Password (see Chapter 6.2.4 Security Setup Menu), press <RETURN>, and proceed with step 5.
- 5. A Setup menu appears.

The COMe-mAL10 uEFI BIOS Setup program uses a hot key navigation system. The hot key legend bar is located at the bottom of the Setup screens. The following table provides a list of navigation hot keys available in the legend bar.

Table 27: Navigation Hot Keys Available in the Legend Bar

Sub-screen	Description
<f1></f1>	<f1> key invokes the General Help window</f1>
<->	<minus> key selects the next lower value within a field</minus>
<+>	<plus> key selects the next higher value within a field</plus>
<f2></f2>	<f2> key loads previous values</f2>
<f3></f3>	<f3> key loads optimized defaults</f3>
<f4></f4>	<f4> key Saves and Exits</f4>
<→> or <←>	<left right=""> arrows selects major Setup menus on menu bar, for example, Main or Advanced</left>
<_> or <_>	<up down=""> arrows select fields in the current menu, for example, Setup function or sub-screen</up>
<esc></esc>	<esc> key exits a major Setup menu and enters the Exit Setup menu</esc>
	Pressing the <esc> key in a sub-menu displays the next higher menu level</esc>
<return></return>	<return> key executes a command or selects a submenu</return>

### 6.2. Setup Menus

The Setup utility features menus listed in the selection bar at the top of the screen are:

- Main
- Advanced
- Chipset
- Security
- Boot
- Save & Exit

The currently active menu and the currently active uEFI BIOS Setup item are highlighted in white. Use the left and right arrow keys to select the Setup menus.

Each Setup menu provides two main frames. The left frame displays all available functions. Configurable functions are displayed in blue. Functions displayed in grey provide information about the status or the operational configuration. The right frame displays a Help window providing an explanation of the respective function.

#### 6.2.1. Main Setup Menu

On entering the uEFI BIOS, the setup program displays the Main Setup menu. This screen lists the Main Setup menu sub-screens and provides basic system information as well as functions for setting the system language, time and date.

Figure 5: Main Setup Menu Initial Screen



The following table shows the Main Menu sub-screens and functions and describes the content.

Table 28: Main Setup Menu Sub-screens and Functions

Sub-Screen	Description
BIOS	Read only field
Information>	BIOS vendor, Core version, Compliancy, Project version, Build date and time, and Access level
Memory	Read only field
Information>	Total memory and Memory speed
Platform	Read only field
Information>	Module Information
	Product name, Revision, Serial # ,MAC address, Boot counter, and CPLD rev
	Additional information for MAC Address
	The MAC address entry is the value used by the Ethernet controller and may contain the entry 'Inactive' - Ethernet chip is inactive. To activate the Ethernet chip set the following:
	Advanced > Network Stack Configuration > Network Stack > Enable
	88:88:88:87:88 is a special pattern that will be filled in by the Ethernet firmware if there is no valid entry in the firmware block of the BIOS SPI (i.e. the MAC address has been overwritten during the last attempt to flash the system).
System Date>	Displays the system date [Week day mm/dd/yyyy]
System Time>	Displays the system time [hh:mm:ss]


### 6.2.2. Advanced Setup Menu

The Advanced Setup menu displays sub-screens and second level sub-screens with functions, for advanced configurations.

NOTICE

Setting items, on this screen, to incorrect values may cause system malfunctions.

Figure 6: Advanced Setup Menu Initial Screen



The following table shows the Advanced sub-screens and functions and describes the content. Default settings are in **bold** and for some functions, additional information is included.

Table 29: Advanced Setup menu Sub-screens and Functions

Sub-Screen	Function	Second level Sub-Screen / Description	
Trusted	Read only Information		
Computing>	TPM20 device Found, Vendor and Firmware version		
	Security Device	Enables or disables BIOS support for security device	
	Support>	Operating System will not show security device, and TCG EFI protocol and INT1A interface are not available.	
		[ <b>Enabled</b> , Disabled]	
	Active PCR	Read only field	
	Banks>	Displays active PCR Banks	
	Available PCR	Read only field	
	Banks>	Displays available PCR Banks	
	SHA-1 PCR	SHA-1 PCR Bank	
	Bank>	[ <b>Enabled</b> , Disabled]	
	SHA256 PCR	SHA256 PCR Bank	
	Bank>	[ <b>Enabled</b> , Disabled]	

Sub-Screen	Function	Second le	vel Sub-Screen / Description		
Trusted Computing> (continued)	Pending Operation>		s an operation for security device Note: Computer reboots on change the state of the security device.  M Clear]		
	Platform Hierarchy>		Platform Hierarchy [ <b>Enabled</b> , Disabled]		
	Storage Hierarchy>	Storage H [ <b>Enabled</b> ,	ierarchy Disabled]		
	Endorsement Hierarchy>		nent Hierarchy Disabled]		
	TPM2.0 UEFI Spec Version>	TCG_1_2:	CG2 Spec Version support is compatible mode for Win8/Win10 and ipports TCG2 protocol and event format Win 10 or later.		
	Physical Presence Spec Version>		nform OS to support either PPI Spec 1.2 or 1.3 ne HCK tests might not support 1.3.		
	TPM 20 InterfaceType>	Read only	field		
	Device Select>	Auto: sup TPM 1.2: r TPM 2.0: r	Selects BIOS support for security devices. Auto: supports both TPM 1.2 and TPM 2.0 TPM 1.2: restricts support to TPM 1.2 devices TPM 2.0: restricts support to TPM 2.0 devices [TPM 1.2, TPM 2.0, Auto]		
ACPI Settings>	Enable ACPI Auto Configuration>	system us	Enables or disables BIOS ACPI auto configuration. If enabled, the system uses generic ACPI settings that may not fit the system best. [Enabled, <b>Disabled</b> ]		
	Enable Hibernation>	This option	Enables or disables systems ability to hibernate (05/54 Sleep State) This option may not be effective with some operating systems.  [Enabled, Disabled]		
	ACPI Sleep State>	Selects highest ACPI sleep state the system enters when the SUSPEND button is pressed [Suspend Disabled, <b>S3 Suspend to Ram</b> ]			
	Lock Legacy Resources>	Lock of le	gacy resources Disabled]		
Miscellaneous>	Watchdog>	Auto Reload>	Enables automatic reload of watchdog timers on timeout [Enabled, <b>Disabled</b> ]		
		Global Lock>	Enable sets all Watchdog registers (except for WD_KICK) to read only, until the module is reset. [Enabled, <b>Disabled</b> ]		
		Stage 1 Mode>	Selects action for Watchdog stage 1 [ <b>Disable</b> , Reset, Delay, WDT Signal only]		
	Additional Inform	ation two-st	aged watchdog		
	Programmable stages to trigger different actions - If one stage is disabled, then the next stage is also disabled.				
	Common actions for a watchdog trigger events 'Delay', 'Reset' and 'Watchdog signal only'				
	CPLD code allows for triggering NMI or SCI. This requires programming of a predefined action inside the BIOS and therefore can only be used in a customized BIOS solution.				
	Timeouts can be set to eight different fixed values between 1 second and 30 minutes.				

Sub-Screen	Function	Second level Sub-Screen / Description
Miscellaneous>	Reset Button	Selects reset button behavior
(continued)	Behavior>	[Chipset Reset, Power Cycle]
	I2C Speed>	Selects internal I2C bus speed between (1 kHz and 400 kHz)
		For a default system 200 kHz is an appropriate value.
	On-board I2C	Keep 'Multimaster' setting unless otherwise noted
	Mode>	[MultiMaster, BusClear]
	Manufacturing	Read only field
	Mode>	Function is <b>disabled</b>
	LID Switch Mode>	Shows or hides Lid Switch Inside ACPI OS
		[Enabled, <b>Disabled</b> ]
	Sleep Button Mode>	Shows or hides Sleep Button inside ACPI OS
		[Enabled, <b>Disabled</b> ]
	SMBus device ACPI Mode	Hides the SMBus device from OS if set to hidden, otherwise device is visable
	ACPI Mode	(Hidden, Normal)
	CPLD device	Hides CPLD device from OS if set to hidden, otherwise device is visible
	ACPI mode	[Hidden, Normal]
	SDIO/GPIO	Output of SDIO/COMe-GPIO
	Output>	[Enabled, Disabled]
	SDIO/GPIO	Selects SDIO or COME-GPIO Mode
	Mode>	[SDIO, COME-GPIO]
H/W Monitor>	CPU	Read only field
11/ VV IVIOLITION >	Temperature>	CPU temperature (°C) and Module temperature (°C)
	Module	Read only field
	Temperature>	Module temperature (°C)
	CPU Fan –	Sets CPU Fan Control mode
	Fan Control>	Disable - stops fan.
		Manual – manually sets the fan
		Auto – Hardware monitor controls cooling, similar to ACPI based
		'Active Cooling', without producing a software load to the system.
		[Disabled, Manual, <b>Auto</b> ]
	CPU Fan –	Displays number of pulses the fan produces during one revolution.
	Fan Pulse>	(Range: 1-4)
	CPU Fan –	Displays temperature at which the fan accelerates.
	Fan Trip Point>	(Range: 20°C – 80°)
	CPU Fan –	Displays Fan speed at trip point in %. Minimum value is 30 %.
	Trip Point Speed>	Fan always runs at 100 % at (TJmax10°C).
	CPU Fan – Ref.	Determines temperature source used for automatic fan control
	Temperature>	[Module Temperature, CPU Temperature]
	· ·	ntion CPU Temperature
		ure value is taken from a thermal resistor (NTC) that is placed very close
	to the CPU. The NT	C resistor is not capable of measuring very fast rises and falls in
		neasurements show a certain non-linearity. The NTC thermal resistor
		ication of the temperature close to the CPU. If the NTC thermal resistor
		to internal CPU values (i.e. DTS based values) certain differences are fferences are due to the design and are not a bug. The thermal resistor
		n because the CPU does not support PECI based temperature
		11

Sub-Screen	Function	Second level Sub-	Screen / Description	
H/W Monitor> (continued)		ading the DTS based	nternal diode on the CPU's die that can be used values would harm the system's real-time behavior	
	External Fan- Fan Control>	Disable - stops the Manual - manuall Auto - hardware n	y set the fan nonitor controls cooling, similar to ACPI based thout producing a software load to the system.	
	External Fan- Fan Pulse>	Displays number o	of pulse the fan produces during one revolution	
	External Fan- Fan Trip point>	Displays temperat (Range: 20°C to 80	ure at which fan accelerates. °C)	
	External Fan- Trip Point Speed>	1	d at trip point in %. Minimum value is 30% t 100% at (TJmax10°C)	
	External Fan Reference Temperature>		erature source used for automatic fan control I <b>ture</b> , CPU Temperature]	
	Additional Informa An external fan car via the COMe conn	n be connected to bas	seboard. The external fan's control lines are routed	
	5.0V Standby>	Read only field Displays standby voltage		
	Batt Volt. at COMe pin>	Read only field Displays battery voltage at COMe pin		
	Widerange VCC>	Read only field Displays wide range VCC		
Serial Port Console Redirection>	COMO Console Redirection>	Console redirection via COMe module's COM1 [Enabled, <b>Disabled</b> ]		
	COM1 Console Redirection>	Console redirection via COMe module's COM2 [Enabled, <b>Disabled</b> ]		
	COM2 Console Redirection>	Console redirection via COMe module's COM3 [Enabled, <b>Disabled</b> ]		
	COM3 Console Redirection>	Console redirection via COMe module's COM4 [Enabled, <b>Disabled</b> ]		
	If redirection is end bits, Parity etc. can	be adjusted here. Or	ettings such as Terminal type, Bits per second, Data n-module COM ports do not support flow control. displayed as a read only field.	
	Legacy Console Redirection settings>	Legacy Serial Redirection Port>	Selects a COM port to display redirection of legacy OS and legacy OPROM messages [COM0, COM1, COM2, COM3]	
	Serial Port for Out-of-Band Management / Windows EMS Console Redir.>	Console redirectio [Enabled, <b>Disable</b> d		

Sub-Screen	Function	Second level Sub-	Screen / Description	
CPU Configuration>	Socket 0 CPU Information>	Read only field Processor Type, CPU signature, Microcode patch, Max. CPU Speed, Min. CPU speed, processor Cores, Intel HT technology, intel VT-x technology, L1 Data Cache, L1 Code Cache, L2 Cache and L3 Cache.		
	Read only field			
	Speed and 64 bit CPU Power	EIST>	Intel Speedstep	
	management		[Enabled, Disabled]	
	Configuration>	Turbo Mode>	Enables or disables processor turbo mode Note: EMTTM must also be enabled. Auto means enabled unless the max. turbo ratio is bigger than 16-SKL AO W/A. [Enabled, Disabled]	
		Boot Performance Mode>	Selects the performance state the BIOS sets before OS handoff [Max. Performance, Max. Battery]	
		C-States>	Enables or disables CPU power management to allow CPU to enter C-State [Enabled, Disabled]	
		Enhanced C-States>	Enables or disables C1E. If enabled CPU switches to minimum speed when all cores enter C-state.  [Enabled, Disabled]	
		Max. Package C-States>	Controls the maximum package C-state that the processor supports [PC2, PC1, C0]	
		Max. Core C-State>	Controls the maximum core C-state that the cores support.  [Fused value, Core C10, Core C9, Core C8, Core C7, Core C6, Core C1, Unlimited]	
		C-State Auto Demotion>	Configures C-state auto demotion [Disabled, <b>C1</b> ]	
		C-State Un-demotion>	Configures C-state un-demotion [Disabled, <b>C1</b> ]	
	Active Processor Core>	Number of cores to [Enabled, <b>Disabled</b> ]	o be enabled in each processor package	
	Intel (VME) Virtual Technology>	Enables VMM to ut Vanderpool Techn [ <b>Enabled</b> , Disabled		
	VT-D>	CPU VT-d [Enabled, <b>Disable</b> d	±]	
	Bidirectional PROCHOT>	If a processor thermal sensor trips (either core), PROCHOT# is driven. If bi-direction is enabled, external agents can drive PROCHOT# to throttle the processor. [Enabled, Disabled]		
	Thermal Monitor>	Thermal monitor [ <b>Enabled</b> , Disabled	±1]	
	Monitor MWait>	Monitor Mwait [Enabled, Disabled	l, Auto]	

Sub-Screen	Function	Second level Sub-So	reen / Description		
CPU	P-State	Changed P-State coordination type			
Configuration>	Coordinator>	[ <b>HW_ALL</b> , SW_ALL,	SW_ANY]		
(continued)	DTS>	Digital thermal sensor [Enabled, <b>Disabled]</b>			
SIO Configuration>	Read only field AMI SIO driver version				
	Serial Port 0>	Use This Device>	Enables or disables the use of this logical device		
	Jenat Fort 02	USE THIS DEVICE?	[Enabled, Disabled]		
		Logical Device Settings: Current>	Read only field IO=3F8h; IRQ=4		
		Logical Device Settings: Possible>	Allows the user to change the device's resource settings. New settings are reflected on the setup page after system restarts.  [Use Automatic Settings, IO=3F8h; IRQ=4, IO=3F8h; IRQ=3,4,5,7,9,10,11,12 IO=2F8h; IRQ=3,4,5,7,9,10,11,12, IO=3E8h; IRQ=3,4,5,7,9,10,11,12,		
			IO=2E8h; IRQ=3,4,5,7,9,10,11,12]		
	Serial Port 1>	Use This Device>	Enables or disables the use of this logical device [Enabled, Disabled]		
		Logical Device Settings: Current>	Read only field IO=2F8h; IRQ=3		
		Logical device setting:Possible>	Allows the user to change the device's resource settings. New settings are reflected on the setup page after system restart.  [Use Automatic Settings, IO=2F8h; IRQ=3, IO=3F8h; IRQ=3,4,5,7,9,10,11,12 IO=2F8h; IRQ=3,4,5,7,9,10,11,12, IO=3E8h; IRQ=3,4,5,7,9,10,11,12, IO=2E8h; IRQ=3,4,5,7,9,10,11,12]		
	Additional Informa	ation SIO:			
	device state. Change system. Disabling system. Disabling system. Disabling system. Disabling system of the SIO Configurate based as 16550 are based in the or Optionally, If the bits serial interfaces I/O addresses are Although the chips	ges made during the se SIO logical devices may ion menu enables all a ial interfaces always a 0-compatible legacy CO n-module CPLD. Note: H aseboard contains an a s are added to the syst configurable in this me set internal COMs are n	side of the control reflects the current logical etup session are shown after restarting the value have unwanted effects.  vailable serial interfaces to be configured. The ppear as COM1 and COM2. COM 1 and COM 2 can DM interfaces at the standard I/O addresses and dardware flow control is not supported. Sectivated SuperIO of the type Winbond 83627, then em as COM3 and COM4. COM3 and COM4 IRQ and enu, too.  oot supported due to technical constraints their ver does not mean that these serial interfaces are		


Sub-Screen	Function	Second level Sub-Screen / Description	
Network Stack Configuration>	Network Stack>	UEFI network stack [Enabled, <b>Disabled</b> ]	
	Ipv4 PXE Support>	Enables Ipv4 PXE boot support Note: If disabled IPV4 PXE boot option is not created. [Enabled, Disabled]	
	Ipv4 HTTP Support>	Enables Ipv4 HTTP boot support  Note: If disabled IPV4 HTTP boot option is not created.  [Enabled, <b>Disabled</b> ]	
	Ipv6 PXE Support>	Enabled Ipv6 PXE boot support Note: If disabled IPV6 PXE boot option is not created. [Enabled, <b>Disabled</b> ]	
	Ipv6 HTTP Support>	Enables Ipv6 HTTP boot support Note: If disabled IPV6 HTTP boot option is not created. [Enabled, <b>Disabled</b> ]	
	PXE Boot Wait Time>	Displays wait time to press ESC key to abort the PXE boot	
	Media Detect Count>	Displays number of times presence of media is detected	
USB Configuration>	Read only fields USB Configuration, UBS module Version, USB controllers, and USB devices		
	Legacy USB Support>	Enable- supports legacy USB Auto- disables legacy support, if no USB devices are connected Disable-keeps USB devices available for EFI applications only [Enabled, Disabled, Auto]	
	XHCI Hand-off>	XHCI ownership change claimed by XHCI driver. Note: This is a work around for OS(s) without XHCI hand-off support. [Enabled, Disabled]	
	USB Mass Storage Driver Support>	Enables or disables USB mass storage driver support [Enabled, Disabled]	
	USB Transfer Time-out>	Displays timeout value for control, bulk and interrupt transfers [1 sec, 5 sec, 10 sec, <b>20 sec</b> ]	
	Device Reset Time-out>	Displays USB mass storage device start unit command time-out [10 sec, <b>20 sec</b> , 30 sec, 40 sec]	
	Device Power- up Delay>	Displays maximum time taken for the device to report itself to the host properly. Auto uses the default :root port 100 ms /hub port delay is taken from hub port descriptor.  [Auto, Manual]	

### 6.2.3. Chipset Setup Menu

On entering the Chipset Setup menu, the screen lists four sub-screen options North bridge, South bridge, Uncore Configuration and South Cluster Configuration.

### 6.2.3.1. Chipset> North Bridge

Figure 7: Chipset > North Bridge Menu Initial Screen



The following table shows the North bridge sub-screens and functions and describes the content. Default settings are in **bold**.

Table 30: Chipset Set > North Bridge Sub-screens and Function

Function	Second level Sub-Screen / Description		
Memory Configuration>	Read only field  Total memory, Memory slot 0, Memory slot 1, Memory slot 2, Memory slot 3.		
	Max TOLUD>	Sets the maximum TOLUD value. Dynamic assignment adjustsTOLUD automatically, based on largest MMIO length of the installed graphic controller.  [2 GB, 2.25 GB, 2.5 GB, 2,75 GB, 3 GB]	
	Above 4GB MMIO BIOS Assignment>	Enables or disables above 4 GB memorymappedIO BIOS assignment. This is disabled automatically when aperture size is set to 2048 MB. [Enabled, <b>Disabled</b> ]	
	PCIE VGA Workaround>	Enable If PCIe card cannot boot in DOS. For test purposes only. [Enabled, <b>Disabled</b> ]	

### 6.2.3.2. Chipset > South Bridge

Figure 8: Chipset>South Bridge Menu Initial Screen




The following table shows the South Bridge sub-screens and functions, and describes the content. Default settings are in **bold**.


Table 31: Chipset Set> South Bridge Sub-screens and Functions

Function	Second level Sub-Screen / Description	
OS Selection>	Selects target OS. [Windows, Android, Intel Linux]	

### 6.2.3.3. Chipset> Uncore Configuration

Figure 9: Chipset>Uncore Configuration Menu Initial Screens





The following table shows the Uncore Configuration sub-screens and functions and describes the content. Default settings are in **bold**.


Table 32: Chipset Set> Uncore Configuration Sub-screens and Functions

Function	Second level Sub-Screen / Description		
Read only field GOP Configuration	data and IGD managed by Intel® GOP driver Information		
IGD-Boot type>	Selects the video device activated during POST  This has no effect if external graphics are present.  [Auto, LFP, EFP1]		
LFP Resolution>	Selects LFP used by Internal Graphics device by selecting the appropriate setup item [Auto, VGA 640x480 1x18, WVGA 800x480 1x18, SVGA 800x600 1x18, XGA 1024x760 1x18, XGA 1024x768 1x24, WXGA 1280x768 1x25, WXGA 1280x800 1x18, WXGA 1366x768 1x24, WSVGA 1024x600 1x24, Custom, PAID]		
Backlight Control>	Backlight control setting [None/external, <b>PWM</b> , PWM Inverted, I2C]		
PWM Frequency>	Sets LCD backlight PWM frequency [200 Hz, 400 Hz, 1kHz, 2kHz, 4kHz, 8kHz, 20kHz, 40kHz]		
Backlight Value>	Sets LCD backlight brightness Range: (0-255)		
LVDS Clock Center Spreading>	Selects LVDS clock frequency center spreading depth [No Spreading, 0.5%, 1.0%, 1.5%, 2.0%, 2.5%]		
EFP1 Type>	Integrated HDMI/Display Port configuration with external connectors [No Device, DisplayPort Only, <b>DP with HDMI/DVI</b> , DP with DVI, HDMI/DVI, DVI Only]		
EFP1 LSPCON>	HDMI 2.0 feature level shifter/Protocol converter [Enabled, <b>Disabled</b> ]		
LFP Type>	LFP Configuration [No Device, <b>EDP</b> ]		
LFP Panel Type>	Selects panel type connected to eDP port as native eDP or LVDS via bridge device. This switch depends on the modules H/W option. [LVDS, eDP]		
RC6 (render Standby)>	Check to enable render standby support. IF SOix is enabled, RC6 should be enabled. This function is read only if SOix is enabled. [Enabled, <b>Disabled</b> ]		
GTT Size>	Selects the GTT size [2 MB, 4 MB, <b>8 MB</b> ]		
Aperature Size>	Selects the aperture size [128 MB, <b>256 MB</b> , 512 MB]		
DVMT Pre- Allocated>	Selects DVMT 5.0 pre-allocated (fixed) graphics memory size used by Internal graphics [64 M, 96 M, 128 M, 160 M, 192 M, 224 M, 256 M, 288 M, 320 M, 352 M 384 M, 416 M, 448 M, 512 M]		
DVMT Total Gfx Mem>	Selects DVMT 5.0 total graphics memory size used by internal graphics device [128 M, <b>256 M</b> , MAX]		

Function	Second level Sub-Screen / Description
Cd Clock Frequency>	Selects the highest Cd clock frequency supported by the platform [144 MHz, 288 MHz, 384 MHz, 576 MHz, <b>624 MHz</b> ]
GT PM Support>	GT PM Support [ <b>Enabled</b> , Disabled]
BIA>	Auto: GMCH uses VBIOS default Level n: is enabled with selected aggressiveness level [ <b>Auto</b> , Disabled, Level 1, Level 2, Level 3, Level 4, Level5]
Panel Scaling>	Sets Panel scaling [Auto, Centering, Stretching]
GMCH BLC Control>	Backlight control settings [PWM-Inverted, GMBus-Inverted, PWM-Normal, GMBus-Normal]
Memory Scrambler>	Memory scrambler support [Enabled, Disabled]

### 6.2.3.4. Chipset> South Cluster Configuration

Figure 10: Chipset>South Cluster Configuration Menu Initial Screen



The following table shows the South Cluster Configuration sub-screens and functions and describes the content. Default settings are in **bold** and for some functions, additional information is included.

Table 33: Chipset>South Cluster Configuration Sub-screens and Functions

Function	Second level Sub-Screen / Description		
HD Audio Configuration>	HD-Audio Support>	HD-Audio support [ <b>Enabled</b> , Disabled]	
	HD-Audio DSP>	HD-Audio DSP [Enabled, <b>Disabled</b> ]	
	HD-Audio CSME Memory Transfers>	Sets HD-Audio CSME memory transfers to VCO/VC2 [ <b>VCO</b> , VC2]	
	HD-Audio Host Memory Transfers>	Sets HD-Audio Host memory transfers to VCO/VC2 [VCO, VC2]	
	HD-Audio I/O Buffer Ownership Select>	Sets HD-Audio I/O buffer ownership [HD-Audio link owns all the I/O buffers, I <b>2S port owns all the I/O buffers</b> ]	
	HD-Audio Clock Gating>	HD-Audio Clock gating [Enabled, Disabled]	
	HD-Audio Power Gating>	HD-Audio Power gating [Enabled, Disabled]	
	HD-Audio PME>	HD-Audio PME [ <b>Enabled</b> , Disabled]	

Function	Second level Sub-Screen / Description		
HD Audio Configuration> (continued)	HD-Audio Link Frequency>	Selects HD-Audio link frequency Applicable only if HDA codec supports selected frequency. [6 MHz, 12 MHz, <b>24 MHz</b> ]	
	iDisplay Link Frequency>	Selects iDisplay l Applicable only if [48 MHz, <b>96 MHz</b>	f iDisp codec supports selected frequency.
PCI Express Configuration>	PCI Express Clock Gating>	PCI Express clock gating for each root port [Enabled, <b>Disabled</b> ]	
	Port8xh Decode>	PCI express port 8xh decode [Enabled, <b>Disabled</b> ]	
	Peer Memory Write Enable>	Peer memory write [Enabled, <b>Disabled</b> ]	
	Compliance Test Mode>	Enable when using compliance load board [Enabled, <b>Disabled</b> ]	
	PCI Root Port 1 (GbE)> or PCI Root Port 3 (COMe PCIe#0)> or PCI Root Port 4 (COMe PCIe#1)> or PCI Root Port 5 (COMe PCIe#2)> or PCI Root Port 6 (COMe PCIe#3)>	PCI Express Root Port[#]>	Controls the PCI Express port Auto automatically disables the unused root port for optimum power saving. [Enabled, Disabled]
		ASPM>	Active State Power Management (ASPM) level settings [Disabled, Auto, Los, L1, LOsL1]
		L1 Substates>	PCI Express L1 substrates settings [Disabled, L1.1, L1.2, <b>L1.1 &amp; L1.2</b> ]
		ACS>	Access Control Service Extended Capability [Enabled, Disabled]
		URR>	PCI Express unsupported request reporting [Enabled, <b>Disabled</b> ]
		FER>	PCI Express device fatal error reporting [Enabled, <b>Disabled</b> ]
		NFER>	PCI Express device non-fatal error reporting [Enabled, <b>Disabled</b> ]
		CER>	PCI Express device correctable error reporting [Enabled, <b>Disabled</b> ]
		CTO>	PCI Express completion timer (T0) [Default Setting, 16-55 ms, 65-210 ms, 260-900 ms, 1-3.5 s, Disabled]
		SEFE>	Root PCI Express System Error on Fatal Error [Enabled, <b>Disabled</b> ]
		SENFE>	Root PCI Express System Error on non-Fatal Error [Enabled, <b>Disabled</b> ]

Function	Second level Sub-Screen / Description		
PCI Express Configuration> (continued)	PCI Root Port 1 (GbE)> or PCI Root Port 3 (COMe PCIe#0)> or PCI Root Port 4 (COMe PCIe#1)> or PCI Root Port 5	SECE>	Root PCI Express System Error on correctable error [Enabled, <b>Disabled</b> ]
		PME SCI>	PCI Express PME SCI [Enabled, Disabled]
		Hot Plug>	PCI Express hot plug [Enabled, <b>Disabled</b> ]
		PCIe Speed>	Configures PCIe speed [Auto, Gen 1, Gen2]
	(COMe PCIe#2)> or PCI Root Port 6	Transmitter Half Swing>	Transmitter half swing [Enabled, <b>Disabled</b> ]
	(COMe PCIe#3)> (continued)	Extra Bus Reserved>	Extra bus reserved for bridges behind this root bridge. (0-7)
	(continued)	Reserved Memory>	Reserved memory and prefetchable memory for this root bridge Range: (1 MB-20 MB)
		Reserved I/O>	Reserved I/O for this root bridge Range: (4 k, 8 k, 16 k, 20 k)
		PCH PCIE1 LTR>	PCH PCIE latency reporting [Enabled, Disabled]
		Snoop Latency Override>	Snoop latency override or Non Snoop override for PCH PCIE. Disabled: disables override
		Non Snoop Latency Override>	Manual: manually enters override values Auto: maintains default BIOS flow. [Disabled, Manual, <b>Auto</b> ]
		PCIE1 LTR Lock>	PCIE LTR configuration lock [Enabled, <b>Disabled</b> ]
		PCIE Selectable De-emphasis>	Selects level of de-emphasis for an upstream component, if the Link operates at 5.0 GT/s speed.  1b - 3.5 dB  0b - 6 dB  [Enabled, Disabled]
SATA Drivers>	Chipset SATA>	Enables or disables the Chipset SATA controller. Chipset SATA controller supports two black internal SATA po (up to 3 Gb/s per port.) [Enabled, Disabled]	
	SATA Test Mode>	Test mode [Enabled, <b>Disable</b>	ed]
	Aggressive LPM>	Enable PCH to agg	gressively enter link power state


Function	Second level Sub-Scre	een / Description	
SATA Drivers> (continued)	SATA Port 0> or SATA Port 1>	SATA Port #>	Read only field  SATA port installed/Not Installed and software preserve
		Port #>	SATA port # [Enabled, Disabled]
		SATA Port 0 Hot Plug Capability>	Reports SATA port as being Hot Plug capable [Enabled, <b>Disabled</b> ]
		Configured as eSATA>	Read only field
		Mechanical Presence Switch>	Controls reporting if port has a mechanical presence switch Note: Requires hardware support. [Enabled, <b>Disabled</b> ]
		Spin Up Device>	If enabled for a port, staggered spin-up is performed and only drives with this option enabled spin up at boot.  Note: Otherwise, all drives spin up at boot. [Enabled, <b>Disabled</b> ]
		SATA Device Type>	Identifies if SATA port is connected to a solid-state drive or hard disk drive.  [Hard Disk Drive, Solid State Drive]
		SATA Port# DevSlp>	SATA Port # DevSlp Note: Board rework needed for LP before enable. [Enabled, <b>Disabled</b> ]
		DITO Configuration>	DITO configuration [Enabled, <b>Disabled</b> ]
		DITO Value>	Read only field
		DM Value>	Read only field
SCC Configuration>	SCC SD Card Support (D27:F0)>	SCC card support [ <b>Enabled</b> , Disable	d]
	SCC eMMC Support (D28:F0)>	SCC eMMC Support [Enabled, Disabled]	
	eMMC Max Speed>	Selects the eMMC [ <b>HS400</b> , HS200, D	max. speed allowed DDR50]
USB Configuration>	XHCI Pre-Boot Driver>	XHCI pre-boot driver support [Enabled, <b>Disabled</b> ]  Disable- disables XHCI controller function and no USB devicate detectable or usable during boot and in OS.  Note: Do not disable unless required for debugging purpose [Enabled, Disabled]	
	xHCI Mode>		
	USB VBUS>	VBus should be 'C [Off, <b>ON</b> ]	N' in host mode and 'OFF' in OTG device mode

Function	Second level Sub-Screen / Description		
USB Configuration> (continued)	USB Port Disable Override>	Selectively enables or disables the corresponding USB port from reporting a device connection to the controller. [Enabled, <b>Disabled</b> ]	
	xDCI Support>	XDCI [ <b>Disable</b> , PCI Mode]	
	USB HW Mode AFE Comparators>	USB HW mode AFE comparators [Enabled, <b>Disabled</b> ]	
Miscellaneous Configuration>	8254 Clock Gating>	8254 Clock gating [Enabled, <b>Disabled</b> ]	
	State After G3>	Specifies the state to go to if power is reapplied after power failure (G3 state)  S0 state: system boots directly as soon as power is applied.  S5 state: system remains in power-off states until the power button is pressed.  [S0 State, S5 State]	
	Board Clock Spread Spectrum>	Clock chip's spread spectrum feature [Enabled, <b>Disabled</b> ]	
	Wake On LAN>	Wake on LAN [Enabled, Disabled]	
	BIOS Lock>	SC BIOS Lock features  NOTE: Required to be enabled to ensure SMM protection of flash.  [Enabled, Disabled]	
	DCI Enable (HDCIEN)>	If enabled the user is considered to have consented to enable DCI and allows debug over the USB 3 interface.  If disabled, the host controller does not enable the DCI feature. [Enabled, <b>Disabled</b> ]	
	DCI Auto Detect Enable>	If set, DCI Auto detects if DCI is connected during BIOS post time and enables DCI. If not set, DCI is disabled.  [Enabled, Disabled]	

### 6.2.4. Security Setup Menu

The Security Setup menu provides information about the passwords and functions for specifying the security settings such as Hard Disk user and master passwords.

Figure 11: Security Setup Menu Initial Screen



The following table shows the Security sub-screens and functions and describes the content.

Table 34: Security Setup Menu Sub-screens and Functions

Description
Sets administrator password
Sets user password
Read Only Information Allows access to set, modify and clear Hard Disk user and master passwords.  User Passwords need to be installed for Enabling Security.  Master Password can be modified only when successfully unlocked with the Master Password in Post.  If the 'Set HDD Password' is grayed out, then power cycle to enable the option again.  HDD Password Configuration  Security supported : Yes  Security Enabled : No  Security Locked : No  Security Frozen : No  HDD User Pwd Status : Not Installed  HDD Master Pwd Status : Installed

Function	Description		
HDD Security Configuration> (continued)	Set User Password>	Sets HDD password.  Note: It is advisable to power cycle the system after setting Hard Disk passwords. The 'Discarding or Saving Changes' in the setup does not have an impact on HDD when the password is set or removed.  If the setup HDD user Password is grayed out, do power cycle enable the option again.	

If only the administrator's password is set, then only access to setup is limited. The password is only entered when entering the setup.



If only the user's password is set, then the password is a power on password and must be entered to boot or enter setup. Within the setup menu the user has administrator rights.

Password length requirements are maximum length 20 and minimum length 3.

#### 6.2.4.1. Remember the Password

It is recommended to keep a record of all passwords in a safe place. Forgotten passwords results in the user being locked out of the system. If the system cannot be booted because the User Password or the Supervisor Password are not known, clear the uEFI BIOS settings, or contact Kontron Support for further assistance.




HDD security passwords cannot be cleared using the above method.

#### 6.2.5. Boot Setup Menu

The Boot Setup menu lists the dynamically generated boot-device priority order.

Figure 12: Boot Setup Menu Initial Screen



The following table shows the Boot set up sub-screens and functions and describes the content. Default settings are in bold.

Table 35: Boot Setup Menu Sub-screens and Functions

Function	Description	
Setup Prompt Timeout>	Displays number of seconds that the firmware waits for setup activation key The value 65535(0xFFFF) means an indefinite wait.	
Bootup NumLock State>	Selects keyboard NumLock state [ON, OFF]	
Quiet Boot>	Quiet Boot [Enabled, <b>Disabled</b> ]	
Boot Option #1>	Sets the system boot order [UEFI: Built in EFI Shell, Disabled]	
Fast Boot>	Enables or disables FastBoot features  Note: Most probes are skipped to reduce time and cost during boot.  [Enabled, <b>Disabled</b> ]	

### 6.2.6. Save and Exit Setup Menu

The Save and Exit Setup menu provides functions for handling changes made to the settings and exiting the program.

Figure 13: Save and Exit Setup Menu Initial Screen



The following table shows the Save and Exit sub-screens and functions and describes the content.

Table 36: Save and Exit Setup Menu Sub-screens and Functions

Function	Description
Save Changes and Exit >	Exits system after saving changes
Discard Changes and Exit>	Exits system setup without saving changes
Save Changes and Reset>	Resets system after saving changes
Discard Changes and Reset>	Resets system setup without saving changes
Save Changes>	Saves changes made so far for any setup options
Discard Changes>	Discards changes made so far for any setup options
Restore Defaults>	Restores/loads standard default values for all setup options
Save as User Defaults>	Saves changes made so far as user defaults
Restore User Defaults>	Restores user defaults to all setup options
UEFI: IP4 Intel® I210 Gigabit Network Connection>	Attempts to launch the boot option #1
UEFI: KingstonDataTraveler 3.0PMAP, Partition 1>	Attempts to launch the boot option #2
UEFI: Built in EFI Shell>	Attempts to launch the boot option #3
Launch EFI Shell from File System Device>	Attempts to launch EFI Shell application (Shell.efi) from one of the available filesystem devices

#### 6.3. The uEFI Shell

The Kontron uEFI BIOS features a built-in and enhanced version of the uEFI Shell. For a detailed description of the available standard shell scripting, refer to the EFI Shell User Guide. For a detailed description of the available standard shell commands, refer to the EFI Shell Command Manual. Both documents can be downloaded from the EFI and Framework Open Source Community homepage (<a href="http://sourceforge.net/projects/efi-shell/files/documents/">http://sourceforge.net/projects/efi-shell/files/documents/</a>).



AMI APTIO update utilities for DOS, EFI Shell and Windows are available at AMI.com: http://www.ami.com/support/downloads/amiflash.zip.



Kontron uEFI BIOS does not provide all shell commands described in the EFI Shell Command Manual.

### 6.3.1. Basic Operation of the uEFI Shell

The uEFI Shell forms an entry into the uEFI boot order and is the first boot option by default.

#### 6.3.1.1. Entering the uEFI Shell

To enter the uEFI Shell, follow the steps below:

- 1. Power on the board.
- 2. Press the <F7> key (instead of <DEL>) to display a choice of boot devices.
- 3. Select 'UEFI: Built-in EFI shell'.

```
EFI Shell version 2.40 [5.11]

Current running mode 1.1.2

Device mapping table

Fs0 :HardDisk - Alias hd33b0b0b fs0

Acpi(PNP0A03,0)/Pci(1D|7)/Usb(1, 0)/Usb(1, 0)/HD(Part1,Sig17731773)
```

- 4. Press the <ESC> key within 5 seconds to skip startup.nsh, and any other key to continue.
- 5. The output produced by the device-mapping table can vary depending on the board's configuration.
- 6. If the <ESC> key is pressed before the 5 second timeout elapses, the shell prompt is shown:

Shell>

### 6.3.1.2. Exiting the uEFI Shell

To exit the uEFI Shell, follow one of the steps below:

- 1. Use the **exit** uEFI Shell command to select the boot device, in the Boot menu, that the OS boots from.
- 2. Reset the board using the **reset** uEFI Shell command.

### 6.4. uEFI Shell Scripting

### 6.4.1. Startup Scripting

If the <ESC> key is not pressed and the timeout has run out then the uEFI Shell automatically tries to execute some startup scripts. It searches for scripts and executes them in the following order:

- 1. Initially searches for Kontron flash-stored startup script.
- 2. If there is no Kontron flash-stored startup script present, then the uEFI-specified **startup.nsh** script is used. This script must be located on the root of any of the attached FAT formatted disk drive.
- 3. If none of the startup scripts are present or the startup script terminates then the default boot order is continued.

### 6.4.2. Create a Startup Script

Startup scripts can be created using the uEFI Shell built-in editor **edit** or under any OS with a plain text editor of your choice. To create a startup shell script, simply save the script on the root of any FAT-formatted drive attached to the system. To copy the startup script to the flash, use the **kBootScript** uEFI Shell command.

In case there is no mass storage device attached, the startup script can be generated in a RAM disk and stored in the SPI boot flash using the **kRamdisk** uEFI Shell command.

### 6.4.3. Example of Startup Scripts

#### 6.4.3.1. Execute Shell Script on other Harddrive

This example (**startup.nsh**) executes the shell script named **bootme.nsh** located in the root of the first detected disc drive (**fs0**).

fs0: bootme.nsh

#### 6.5. Firmware Update

Firmware updates are typically delivered as a ZIP archive containing only the firmware images. The content of the archive with the directory structure must be copied onto a data storage device with FAT partition.

### 6.5.1. Updating Procedure

BIOS can be updated with the Intel tool fpt.efi using the procedure below:

- 1. Copy the following files to an USB stick:
- flash.nsh (if available)
- fpt.efi
- fparts.txt
- mAL10r<xxx>.bin (where xxx stands for the version #)
- 2. Start the system into uEFI BIOS setup (see Chapter 6.1 Starting the uEFI BIOS).
- 3. Disable the BIOS Lock.

Chipset > South Cluster Configuration> Miscellaneous Configuration> BIOS Lock > Disabled

4. Save and Exit the BIOS setup.

- 5. On the next start, boot into shell (see Chapter 6.3.1.1 Entering the uEFI Shell).
- **6.** Change to the drive representing the USB stick.

fsx: (x = 0,1,2,etc. represents the USB stick)

And then change to the directory where you copied the flash tool.

cd <your\_directory>

7. Start flash.nsh (if available) OR enter

fpt -F mal10r<xxx>.bin

8. Wait until flashing is successful and then power cycle the board.



Do not switch off the power during the flash process! Switching off the power during the flash process leaves your module unrecoverable.



Changes made when the BIOS lock is disabled (previous step 3) are only effective during the first boot, after applying the changes. If the system is not flashed during the next, the update procedure might have to be repeated.

# Appendix A: List of Acronyms

Table 37: List of Acronyms

API	Application Programming Interface
BIOS	Basic Input Output System
ВМС	Base Management Controller
BSP	Board Support Package
CAN	Controller-area network
Carrier Board	Application specific circuit board that accepts a COM Express ® module
СОМ	Computer-on-Module
COMe-b	COM Express® b=basic 125 mm x 95 mm module form factor
COMe-c	COM Express® c=compact 95 mm x 95 mm module form factor
COMe-m	COM Express® m=mini 84 mm x 55 mm module form factor
СОР	Computer Operating Properly
CNTG	Computer Network Transaction Group
DDC	Display Data Control
DDI	Digital Display Interface –
DDIO	Digital Display Input/Output
DIMM	Dual In-line Memory Module
DP	DisplayPort (digital display interface standard)
DMA	Direct Memory Access
DRAM	Dynamic Random Access Memory
DVI	Digital Visual Interface
EAPI	Embedded Application Programming Interface
ECC	Error Checking and Correction
EEPROM	Electrically Erasable Programmable Read-Only Memory
eDP	Embedded Display Port
EMC	Electromagnetic Compatibility (EMC)
ESD	Electro Sensitive Device
FAT	File Allocation Table
FIF0	First In First Out
FRU	Field Replaceable Unit
Gb	Gigabit
GBE	Gigabit Ethernet
GPI	General Purpose Input
GPIO	General Purpose Input Output
GP0	General Purpose Output
GPU	Graphics Processing Unit

HBR2	High Bitrate 2
HDA	High Definition Audio (HD Audio)
HD/HDD	Hard Disk /Drive
HDMI	High Definition Multimedia Interface
HPM	PICMG Hardware Platform Management specification family
HWM	Hardware Monitor
IC	Integrated Circuit
I2C	Inter integrated Circuit Communications
IOL	IPMI-Over-LAN
IOT	Internet of Things
IPMI	Intelligent Platform Management Interface
ISA	Industry Standard Architecture
KCS	Keyboard Controller Style
KVM	Keyboard Video Mouse
LAN	Local Area Network
LPC	Low Pin-Count Interface:
LPT	Line Printing Terminal
LSB	Least Significant Bit
LVDS	Low Voltage Differential Signaling –
M.A.R.S.	Mobile Application for Rechargeable Systems
MEI	Management Engine Interface
MLC	Multi Level Cell
MTBF	Mean Time Before Failure
NA	Not Available
NC	Not Connected
NCSI	Network Communications Services Interface
NTC	Negative Temperature Coefficient resistor
PCI	Peripheral Component Interface
PCle	PCI-Express
PECI	Platform Environment Control Interface
PEG	PCI Express Graphics
PICMG®	PCI Industrial Computer Manufacturers Group
PHY	Ethernet controller physical layer device
Pin-out Type	COM Express® definitions for signals on COM Express® Module connector pins.

pSLC	pseudo Single Level Cell
PSU	Power Supply Unit
RoHS	Restriction of the use of certain Hazardous Substances
RTC	Real Time Clock
SAS	Serial Attached SCSI – high speed serial version of SCSI
SATA	Serial AT Attachment:
SCSI	Small Computer System Interface
SEL	System Event Log
ShMC	Shelf Management Controller
SLC	Single Level Cell
SMB	System Management Bus
SoC	System on a Chip
SOIC	Small Outline Integrated Circuit
SOL	Serial Over LAN
SPI	Serial Peripheral Inteface
SSH	Secure Shell
TPM	Trusted Platform Module
UART	Universal Asynchronous Receiver Transmitter
UEFI	Unified Extensible Firmware Interface
UHD	Ultra High Definition
USB	Universal Serial Bus
VGA	Video Graphics Adapter
VLP	Very Low Profile
WDT	Watch Dog Timer
WEEE	Waste Electrical and Electronic Equipement ( directive)



#### **About Kontron**

Kontron is a global leader in embedded computing technology (ECT). As a part of technology group S&1 Kontron offers a combined portfolio of secure hardware, middleware and services for Internet of Thing (IoT) and Industry 4.0 applications. With its standard products and tailor-made solutions based on highl reliable state-of-the-art embedded technologies, Kontron provides secure and innovative applications for a variety of industries. As a result, customers benefit from accelerated time-to-market, reduced total cos of ownership, product longevity and the best fully integrated applications overall. For more information please visit: www.kontron.com



### Global Headquarters

#### Kontron S&T AG

Lise-Meitner-Str. 3-5 86156 Augsburg Germany

Tel.: +49 821 4086-0 Fax: +49 821 4086-111 info@kontron.com