

# mITX-KBL-S-C236

Doc. Rev. 1.4

Doc-ID: 1061-6790

 MITX-KBL-S-C236 – USER GUIDE

## Disclaimer

Kontron would like to point out that the information contained in this manual may be subject to alteration, particularly as a result of the constant upgrading of Kontron products. This document does not entail any guarantee on the part of Kontron with respect to technical processes described in the manual or any product characteristics set out in the manual. Kontron assumes no responsibility or liability for the use of the described product(s), conveys no license or title under any patent, copyright or mask work rights to these products and makes no representations or warranties that these products are free from patent, copyright or mask work right infringement unless otherwise specified. Applications that are described in this manual are for illustration purposes only. Kontron makes no representation or warranty that such application will be suitable for the specified use without further testing or modification. Kontron expressly informs the user that this manual only contains a general description of processes and instructions which may not be applicable in every individual case. In cases of doubt, please contact Kontron.

This manual is protected by copyright. All rights are reserved by Kontron. No part of this document may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language or computer language, in any form or by any means (electronic, mechanical, photocopying, recording, or otherwise), without the express written permission of Kontron. Kontron points out that the information contained in this manual is constantly being updated in line with the technical alterations and improvements made by Kontron to the products and thus this manual only reflects the technical status of the products by Kontron at the time of publishing.

Brand and product names are trademarks or registered trademarks of their respective owners.

©2019 by Kontron S&T AG

Kontron S&T AG

Lise-Meitner-Str. 3-5

86156 Augsburg

Germany

[www.kontron.com](http://www.kontron.com)

## Revision History

Revision	Brief Description of Changes	Date of Issue	Author
1.0	Basic draft	2017-September-15	hjs
1.1	BIOS chapter added	2017-September-21	hjs
1.2	Block diagram modified	2018-January-12	hjs
1.3	added front panel connector, DP-ports	2018-October-09	hjs
1.4	Note Power Supply, SPK chapter removed, changed audio dat in technical data	20019-May-07	hjs

## Intended Use

**THIS DEVICE AND ASSOCIATED SOFTWARE ARE NOT DESIGNED, MANUFACTURED OR INTENDED FOR USE OR RESALE FOR THE OPERATION OF NUCLEAR FACILITIES, THE NAVIGATION, CONTROL OR COMMUNICATION SYSTEMS FOR AIRCRAFT OR OTHER TRANSPORTATION, AIR TRAFFIC CONTROL, LIFE SUPPORT OR LIFE SUSTAINING APPLICATIONS, WEAPONS SYSTEMS, OR ANY OTHER APPLICATION IN A HAZARDOUS ENVIRONMENT, OR REQUIRING FAIL-SAFE PERFORMANCE, OR IN WHICH THE FAILURE OF PRODUCTS COULD LEAD DIRECTLY TO DEATH, PERSONAL INJURY, OR SEVERE PHYSICAL OR ENVIRONMENTAL DAMAGE (COLLECTIVELY, "HIGH RISK APPLICATIONS").**

You understand and agree that your use of Kontron devices as a component in High Risk Applications is entirely at your risk. To minimize the risks associated with your products and applications, you should provide adequate design and operating safeguards. You are solely responsible for compliance with all legal, regulatory, safety, and security related requirements concerning your products. You are responsible to ensure that your systems (and any Kontron hardware or software components incorporated in your systems) meet all applicable requirements. Unless otherwise stated in the product documentation, the Kontron device is not provided with error-tolerance capabilities and cannot therefore be deemed as being engineered, manufactured or setup to be compliant for implementation or for resale as device in High Risk Applications. All application and safety related information in this document (including application descriptions, suggested safety measures, suggested Kontron products, and other materials) is provided for reference only.

## Customer Support

Find Kontron contacts by visiting: <http://www.kontron.com/support>.

## Customer Service

As a trusted technology innovator and global solutions provider, Kontron extends its embedded market strengths into a services portfolio allowing companies to break the barriers of traditional product lifecycles. Proven product expertise coupled with collaborative and highly-experienced support enables Kontron to provide exceptional peace of mind to build and maintain successful products.

For more details on Kontron's service offerings such as: enhanced repair services, extended warranty, Kontron training academy, and more visit <http://www.kontron.com/support-and-services/services>.

## Customer Comments

If you have any difficulties using this user guide, discover an error, or just want to provide some feedback, contact [Kontron support](#). Detail any errors you find. We will correct the errors or problems as soon as possible and post the revised user guide on our website.



## Terms and Conditions

Kontron warrants products in accordance with defined regional warranty periods. For more information about warranty compliance and conformity, and the warranty period in your region, visit <http://www.kontron.com/terms-and-conditions>.

Kontron sells products worldwide and declares regional General Terms & Conditions of Sale, and Purchase Order Terms & Conditions. Visit <http://www.kontron.com/terms-and-conditions>.

For contact information, refer to the corporate offices contact information on the last page of this user guide or visit our website [CONTACT US](#).

# Symbols

The following symbols may be used in this manual

**⚠ DANGER**

DANGER indicates a hazardous situation which, if not avoided, will result in death or serious injury.

**⚠ WARNING**

WARNING indicates a hazardous situation which, if not avoided, could result in death or serious injury.

**⚠ CAUTION**

CAUTION indicates a hazardous situation which, if not avoided, may result in minor or moderate injury.

**NOTICE**

NOTICE indicates a property damage message.



**Electric Shock!**

This symbol and title warn of hazards due to electrical shocks (> 60 V) when touching products or parts of them. Failure to observe the precautions indicated and/or prescribed by the law may endanger your life/health and/or result in damage to your material. Please refer also to the "High-Voltage Safety Instructions" portion below in this section.



**ESD Sensitive Device!**

This symbol and title inform that the electronic boards and their components are sensitive to static electricity. Care must therefore be taken during all handling operations and inspections of this product in order to ensure product integrity at all times.



**HOT Surface!**

Do NOT touch! Allow to cool before servicing.



This symbol indicates general information about the product and the user manual.

This symbol also indicates detail information about the specific product configuration.



This symbol precedes helpful hints and tips for daily use.

# Table of Contents

Symbols .....	6
Table of Contents .....	7
List of Tables.....	8
List of Figures .....	8
<b>1/</b> Introduction.....	10
<b>2/</b> Description.....	11
<b>3/</b> Installation procedure .....	12
3.1. Packing Check List.....	12
3.2. Installing the Board .....	12
3.3. Requirements IEC60950-1.....	13
3.4. Lithium battery precautions .....	14
<b>4/</b> System specifications.....	15
4.1. Functional Block Diagram .....	15
4.2. Component Main Data.....	16
<b>5/</b> Jumpers and Connectors .....	19
5.1. Hardware Configuration Setting.....	19
5.1.1. Jumpers and Connectors.....	19
5.2. Mainboard Placement and Rear I/O locations.....	20
5.3. Rear Side.....	22
<b>6/</b> Pin Definitions.....	23
6.1. Processor Support.....	24
6.2. System Memory Support.....	24
6.3. Ethernet Connectors (I/O area).....	25
6.4. USB Connectors (I/O area).....	26
6.5. Audio Jack Connectors (I/O area).....	28
6.6. Fan Connectors (internal).....	29
6.7. Front Panel 1 (internal).....	30
6.8. COM1/COM2 external .....	31
6.9. Kontron Feature Connector (GPIO Internal) .....	32
6.10. CMOS1 Jumper .....	33
6.11. Always ON Jumper .....	33
6.12. LCD_PWRI Internal.....	34
6.13. LVDS (internal).....	34
6.14. SATA (Serial ATA) Disk Interfaces (internal) .....	35
<b>7/</b> Features and Power Supply.....	36
7.1. Onboard Power Supply.....	36
7.2. External Power Supply .....	36
7.3. Power Management .....	37
7.4. Real-Time Clock .....	37
7.5. Trusted Platform Module (TPM) .....	37
<b>8/</b> BIOS Setup structure .....	38
8.1. Main Setup Menu .....	38
8.2. Advanced Setup Menu .....	38
8.3. Chipset Setup Menu.....	52
8.4. Security Setup Menu .....	77
8.5. Boot Setup Menu .....	79
8.6. Save & Exit Setup Menu .....	79

9/ Technical Support .....	80
9.1. Warranty .....	80
9.2. Returning Defective Merchandise .....	80
List of Acronyms .....	82
About Kontron .....	83

## List of Tables

Table 1: Component Main Data .....	16
Table 2: Environmental Conditions .....	18
Table 3: Certification and Compliance Information .....	18
Table 4: Connector Definitions.....	23
Table 5: Processor Support.....	24
Table 6: Memory Support.....	24
Table 7: Pin Assignment DP Connector .....	25
Table 8: Signal Description.....	25
Table 9: Pin Assignment.....	26
Table 10: Signal Description.....	26
Table 11: Pin Assignment (Line Out, green).....	28
Table 12: Pin Assignment (Line In, blue).....	28
Table 13: Pin Assignment (Mic In, pink).....	28
Table 14: Signal Description.....	28
Table 15: 4-pin Mode.....	29
Table 16: Signal Description.....	29
Table 17: FP1 Connector .....	30
Table 18: COM1/2 External Connection .....	31
Table 19: Signal Description.....	31
Table 20: Pinout GPIO.....	32
Table 21: CMOS1 Internal Connection.....	33
Table 22: Always ON Jumper .....	33
Table 23: LCD_PWR1 Internal Connection.....	34
Table 24: LVDS Pin Assignment.....	34
Table 25: Pin Assignment.....	35
Table 26: Signal Description .....	35
Table 27: Power States .....	37
Table 28: Main Setup Menu Sub-Screens Functions.....	38
Table 29: Advanced Setup Menu Sub-Screens and Functions.....	38
Table 30: Chipset Setup Menu Functions.....	52
Table 31: Security Setup Menu Functions.....	77
Table 32: Boot Priority Order.....	79
Table 33: Save & Exit Setup Menu Functions.....	79

## List of Figures

Figure 1: Functional Block Diagram .....	15
Figure 2: Front Side and Interfaces.....	20
Figure 3: Rear View with Interfaces .....	21
Figure 4: Bottom Side.....	22
Figure 5: Ethernet Connector.....	25
Figure 6: USB 2.0 / 3.0 socket.....	26
Figure 7: USB 2.0 High Speed Cable .....	27
Figure 8: USB 3.0 High Speed Cable.....	27
Figure 9: Audio Jack.....	28
Figure 10: 4-pin Fan Connector .....	29
Figure 11: FP1 Connector .....	30



Figure 12: COM1/2 External Connector (2 mm raster) ..... 31  
Figure 13: GPIO Internal Connector ..... 32  
Figure 14: CMOS1 Jumper ..... 33  
Figure 15: Always ON Jumper ..... 33  
Figure 16: LCD\_PWR1 Internal Connector ..... 34  
Figure 17: LVDS Connector ..... 34  
Figure 18: SATA Connector ..... 35  
Figure 19: Available Cable Kit ..... 35

# 1/ Introduction

This manual describes the Mini ITX 8th generation S-C236 board. This board will also be denoted mITX-KBL-S-C236 within this Users Guide.

The use of this Users Guide implies a basic knowledge of PC hard- and software. This manual is focussed on describing the mITX-KBL-S-C236 board's special features and is not intended to be a standard PC textbook.

New users are recommended to study the short installation procedure stated in the following chapter before switching-on the power.

All configuration and setup of the CPU board is either done automatically or manually by the user via the BIOS setup menus.

Latest revision of this manual, datasheet, thermal simulations, BIOS, drivers, BSP's (Board Support Packages) can be downloaded from Kontron Web Page.

## 2/ Description

The mainboard mITX-KBL-S-C236 is based on the 8th generation processor family. It uses the Chipset C236 PCH from Intel. This powerful hardware with efficient graphic and network capabilities offers a broad range of application areas. The processor, graphics and memory controller is built on 22 nm die.

Main characteristics are:

- ▶ Support 8th generation processors with LGA1151 CPU Socket (37.5 mm x 37.5 mm)  
Range from 65 to 80 W TDP
- ▶ Intel®KBL C236 PCH chipset
- ▶ 2x ECC/NON ECC SODIMM Memory Architecture
- ▶ Max. three displays by Display Port: 3x DP and LVDS (optional)
- ▶ Three Gigabit Ethernet ports
- ▶ ECC memory optional
- ▶ Four SATA 3.0 Ports
- ▶ M.2 and PCIe minicard

Built with these functions, mITX-KBL-S-C236 Mother Board is ideal for ATM, Automation, Kiosk applications, medical equipment, industrial automation, financial automation, process control, semiconductor equipment, and network security markets.

## 3/ Installation procedure

### 3.1. Packing Check List

The mITX-KBL-S-C236 package includes the following basic items accompany with this manual.

- ▶ One main board
- ▶ One IO shield

If any of these items is damaged or missed, please contact your vendor and save all packing materials for future replacement and maintenance.

Note: The above packing list is for standard single box packing only.

### 3.2. Installing the Board




---

#### ESD Sensitive Device!

Electrostatic discharge (ESD) can damage equipment and impair electrical circuitry.

- Wear ESD-protective clothing and shoes
  - Wear an ESD-preventive wrist strap attached to a good earth ground
  - Check the resistance value of the wrist strap periodically (OK: 1 MΩ to 10 MΩ)
  - Transport and store the board in its antistatic bag
  - Handle the board at an approved ESD workstation
  - Handle the board only by the edges
- 

To get the board running follow these steps. If the board shipped from Kontron has already components like RAM and CPU cooler mounted, then relevant steps below can be skipped.

#### 1. Turn off the PSU (Power Supply Unit)

##### **NOTICE**

---

Turn off PSU (Power Supply Unit) completely (no mains power connected to the PSU) or leave the Power Connectors unconnected while configuring the board. Otherwise components (RAM, LAN cards etc.) might get damaged. Make sure to use +12V single supply only. Alternatively use a standard ATX PSU with suitable cable kit and PS\_ON# active.

---

#### 2. Insert the DDR4 SO-DIMM 260 pin module(s)

Be careful to push it in the slot(s) before locking the tabs. For a list of approved SO-DIMMs contact your Distributor or FAE. See also chapter "System Memory Support". Use SO-DIMM with the same memory density in both sockets!

#### 3. Processor installation

Install the processor in the processor connector. Follow the steps in the delivered manual from the processor manufacturer.

#### 4. Cooler Installation

You can connect the cooler fan electrically to the FANCPU connector.

#### 5. Connecting Interfaces

Insert all external cables for hard disk, keyboard etc. A monitor must be connected in order to change BIOS settings.

#### 6. Connect and turn on PSU

Connect PSU to the board by the External Power of ATXPWR (20 poles power plug) and Internal Power of ATX4p (4 poles power plug) to the I/O Power jack.

## 7. Power Button

If the board does not start by itself when switching on the ATX/DC PSU AC mains, then follow these instructions to start the board.

## 8. BIOS Setup

Enter the BIOS setup by pressing the <F2> key during boot up.

Enter "Exit Menu" and Load Setup Defaults.

Refer to the "BIOS Configuration / Setup" section of this manual for details on BIOS setup.




---

**To clear all BIOS settings, including Password protection, activate "Load Default BIOS Settings" Jumper for > 10 sec (without power connected).**

---

## 9. Mounting the board in chassis

### NOTICE

---

**When mounting the board to chassis etc. please notice that the board contains components on both sides of the PCB which can easily be damaged if board is handled without reasonable care. A damaged component can result in malfunction or no function at all.**

---

When fixing the Motherboard on a chassis it is recommended to use screws with integrated washer and a diameter of > 7 mm. Do not use washers with teeth, as they can damage the PCB and cause short circuits.

## 3.3. Requirements IEC60950-1

Take care when designing chassis interface connectors in order to fulfil the IEC60950-1 standard.

Users of mITX-KBL-S-C236 must evaluate the end product to ensure compliance the requirements of the IEC60950-1 safety standard are met:

The motherboard must be installed in a suitable mechanical, electrical and fire enclosure.

The system in its enclosure must be evaluated for temperature and air flow considerations.

The motherboard must be powered by a CSA or UL approved power supply that limits the maximum input current to 10 A via external barrel-type 12-24 VDC connector, and to 16 A via internal square 12 VDC ATX connector.

For interfaces having a power pin such as external power or fan, ensure that the connectors and wires are suitably rated. All connections from/to the product shall be with SELV circuits only.

Wires have suitable rating to withstand the maximum available power.

The enclosure of the peripheral device fulfils the fire protecting requirements of IEC60950-1.

### 3.4. Lithium battery precautions

#### **⚠ CAUTION**

**Danger of explosion if the lithium battery is incorrectly replaced.**

- Replace only with the same or equivalent type recommended by the manufacturer
- Dispose of used batteries according to the manufacturer's instructions

**VORSICHT! Explosionsgefahr bei unsachgemäßem Austausch der Batterie.**

- Ersatz nur durch denselben oder einen vom Hersteller empfohlenen gleichwertigen Typ
- Entsorgung gebrauchter Batterien nach Angaben des Herstellers

**ATTENTION! Risque d'explosion avec l'échange inadéquat de la batterie.**

- Remplacement seulement par le même ou un type équivalent recommandé par le producteur
- L'évacuation des batteries usagées conformément à des indications du fabricant

**PRECAUCION! Peligro de explosi3n si la batería se sustituye incorrectamente.**

- Sustituya solamente por el mismo o tipo equivalente recomendado por el fabricante
- Disponga las baterías usadas según las instrucciones del fabricante

**ADVARSEL! Lithiumbatteri – Eksplosionsfare ved fejlagtig håndtering.**

- Udsiftning må kun ske med batteri af samme fabrikat og type
- Levér det brugte batteri tilbage til leverandøren.

**ADVARSEL! Eksplosjonsfare ved feilaktig skifte av batteri.**

- Benytt samme batteritype eller en tilsvarende type anbefalt av apparatfabrikanten.
- Brukte batterier kasseres i henhold til fabrikantens instruksjoner

**VARNING! Explosionsfara vid felaktigt batteribyte.**

- Använd samma batterityp eller en ekvivalent typ som rekommenderas av apparattillverkaren.
- Kassera använt batteri enligt fabrikantens instruktion.


**VAROITUS! Paristo voi räjähtää, jos se on virheellisesti asennettu.**

- Vaihda paristo ainoastaan lalteval- mistajan suositttelemaan tyypiln
- Hävitä käytetty paristo valmistajan ohjeiden mukaisesti

## 4/ System specifications

### 4.1. Functional Block Diagram

Figure 1: Functional Block Diagram



## 4.2. Component Main Data

The table below summarizes the features of the mITX-KBL-S-C236 embedded motherboard.

**Table 1: Component Main Data**

Motherboard mITX-KBL-S-C236	
<b>Form factor</b>	Mini ITX (170.18 mm by 170.18 mm)
<b>Processor</b>	Onboard CPU variants Intel® 8th generation S Processor line, LGA1151 CPU Socket (37.5 mm x 37.5 mm) Range from 65 to 80 W TDP, Core™ i7-7700, Core™ i5-7500, Core™ i3-7101E, Xeon® Processor E3-1275 v6
<b>BIOS</b>	AMI UEFI BIOS with 128Mb SPI Flash ROM support AMT11.0
<b>PCH</b>	Intel® KBL PCH 236 series
<b>I/O Control</b>	ITE IT8528E/FX (Kontron EC)
<b>Memory</b>	2x Dual-Channel DDR4 SO-DIMM with ECC, Support DDR4 (1.2 V) 2133 MT/s (PC4-2133), max. up to 32 GB memory using 2x16 GB modules
<b>Storage</b>	4x SATA 3.0
<b>Watchdog Timer</b>	Reset; 1 sec.~255 min. and 1 sec. or 1 min./step
<b>Wake On</b>	Wake on LAN, USB, Power button
<b>Hardware Status Monitor</b>	Monitoring CPU and system temperature, voltage status and fan speed
<b>TPM</b>	Kontron TPM 2.0 support via SPI / USB interface
<b>Power management</b>	Support S5, S4, S3, S0
<b>Battery</b>	CR2032, 220 mAh See Safety Instructions below this table!
<b>Expansion</b>	One PCIe x16 slot (PCIe Gen3)
<b>Operating System Support</b>	Windows 10
External I/O	
<b>LAN , USB3.0</b>	3x RJ-45 LAN Port (with two LED indicators) + dual USB3.0 + dual USB2.0 (4x USB)
<b>Audio</b>	3x Audio Jacks for MIC-input, Line-out and Line-input
<b>Display Port (DP)</b>	2x Display Port connector Version 1.2 (optional 3x DP)
Internal I/O	
<b>SATA</b>	4x SATA3.0 (6 Gb/s)
<b>M.2</b>	2280 M-key with PCIe x1 (default) or SATA (option)
<b>PC Buzzer</b>	Standard PC buzzer on board
<b>USB</b>	2x Front I/O (Front Panel Internal Header), supports 2x USB 2.0
<b>Serial Peripheral Interface (SPI)</b>	For optional fast General Purpose IO (GPIO) on component side
<b>LVDS</b>	1x ( 2x 20 ) 1.25 mm pin-header for 24-bit dual channel with brightness control
<b>Mini PCIe</b>	1x for half size
<b>Audio</b>	1x 3-pin SPDIF and 1x 3-pin Headphone Out
<b>Serial</b>	1x RS232, 1x RS485, 2 pairs RS422
Internal Header	
<b>Fan Power</b>	2x (1x 4 ) 2.54 mm pin-header for CPU & System fan with PWM function



<b>CMOS Clear</b>	1x (1x 3 ) 2 mm pin-header
<b>Front Panel</b>	1x 24 pin connector
<b>Power COM pin 9</b>	2x ( 2x 3 ) 2.0 mm pin-header;
<b>PS/2</b>	1x(2x3) 2.0 mm pin-header (for installing Windows)
<b>Display</b>	
<b>Graphics Controller</b>	<p>Intel®Gen 9 LP (generation 9 Low Power) graphics core with three pipes and 72 Execution Units</p> <ul style="list-style-type: none"> <li>▶ Supports DirectX 11,Direct3D* 2015, Direct3D 11.2, Direct3D 11.1, Direct3D 9, Direct3D 10, Direct2D, OpenGL* 5.0,OpenCL* 2.1, OpenCL 2.0, OpenCL 1.2.</li> <li>▶ Supports full HW accelerated video decoding for AVC/H.264, MPEG2, VC1/WMV9, VP8, JPEG/MJPEG, HEVC/H265, VP9</li> <li>▶ Supports full HW accelerated video encoding for H.264, MPEG2, VP8, JPEG, HEVC/H265m VP9</li> <li>▶ two 4k DisplayPorts (optional 3), LVDS optional</li> </ul>
<b>DP to LVDS Controller</b>	NXP PTN3460
<b>Display Interface</b>	two Display Ports, optional LVDS resp. third DP-Port (optional) Note: Three (3) Independent Displays Max.
<b>Resolution</b>	DP/LVDS 4096x2304 @ 60 Hz, 24 bpp (One panel display)
<b>Ethernet</b>	
<b>Controller</b>	LAN1: Intel® I219LM 10/100/1000 Gigabit Ethernet PHY with AMT11.0 LAN2 and LAN3: Intel® I211AT 10/100/1000 Gigabit Ethernet Controller
<b>Interface</b>	IEEE 802.3 10BASE-T/100BASE-TX/1000BASE-T compliant
<b>Audio</b>	
<b>HDAC</b>	Realtek®ALC269Q High Definition Audio Codec
<b>Power Supply</b>	
<b>Power Type</b>	4-pin ATX 12V power connector and : 20-pin ATX Power connector

**CAUTION**


---

**Danger of explosion if the lithium battery is incorrectly replaced.**

- Replace only with the same or equivalent type recommended by the manufacturer
  - Dispose of used batteries according to the manufacturer's instructions
-

Table 2: Environmental Conditions

<b>Operating</b>	0°C to +60°C (32°F~140°F) operating temperature (forced cooling). It is the customer's responsibility to provide sufficient airflow around each of the components to keep them within allowed temperature range. Please refer to the thermal simulation report for information about airflow. 10% to 90% relative humidity (non-condensing)
<b>Storage</b>	-20°C~70°C (-4°F~176°F); lower limit of storage temperature is defined by specification restriction of on-board CR2032 battery. Board with battery has been verified for storage temperature down to -40 °C by Kontron. Up to 95 % relative humidity (temperature 25°C to 30°C)
<b>Radiated Emissions (EMI)</b>	All Peripheral interfaces intended for connection to external equipment are EMI protected. EN 61000-6-4:2007 (EMC) Generic emission standard Part 6-4: Emission standard for industrial environments
<b>Safety</b>	EN 60950-1:2006 +A11:2009 +A1:2010 +A12:2011: Safety for information technology equipment including electrical business equipment
<b>Shock</b>	IAW IEC 60068-2-27, Half-sine wave, Acceleration: 2g, Pulse duration: 11ms, number of shocks: 600 shocks (100 shocks for each face)
<b>Vibration</b>	AW IEC 60068-2-64, test Fh, Random Vibration, 90 min per axis, 3 axes at 1.9 grms, with PSD: 10-20Hz: 0.05 g <sup>2</sup> /Hz and 20-500Hz:- 3dB/octave.
<b>Restriction of Hazardous Substances (RoHS)</b>	All boards in the mITX-KBL family are RoHS compliant
<b>MTBF</b>	15 years
<b>Altitude</b>	2000 m max., optionally 3000m

Table 3: Certification and Compliance Information

<b>UL</b>	E147705-A96-UL: Equipment Including Electrical Business Equipment
<b>CE</b>	EMC Directive 2014/30/EU EN55032/EN55024
<b>Low Voltage Directive</b>	2014/35/EU
<b>FCC</b>	FCC 47 CFR Part 15 Subpart B ANSI C63.4:2014 ISED ICES-003 (Issue 6)
<b>CE EMC</b>	EN 55032:2012/AC:2013, Class B CISPR 32:2012 EN 61000-3-2:2014 EN 61000-3-3:2013 EN 55024:2010 + A1:2015
<b>FCC DoC</b>	FCC 47 CFR Part 15 Subpart B ICES-003 Issue 6-2016 ANSI C63.4-2014

## 5/ Jumpers and Connectors

### 5.1. Hardware Configuration Setting

This chapter gives the definitions and shows the positions of jumpers, headers and connectors. All of the configuration jumpers on the board are in the proper position. The default settings shipped from factory are marked with an asterisk (\*).


In general, jumpers on the board are used to select options for certain features. Some of the jumpers are designed to be user-configurable, allowing for system enhancement. The others are for testing purpose only and should not be altered. To select any option, cover the jumper cap over (SHORT) or remove (NC) it from the jumper pins according to the following instructions. Here, NC stands for "Not Connect".

#### 5.1.1. Jumpers and Connectors

Jumpers	Function	Remark
CLR_CMOS1	Clear CMOS	1 x 3 header
PWRBTN_N	Power On Button	1 x 3 header
Connectors	Function	Remark
CPU_FAN1	CPU FAN Connector	1 x 4 wafer
SYS_FAN1	SYS FAN Connector	1 x 4 wafer
FP1	Front Panel Connector	2 x 12 header
SPKR	Speaker Connector	1 x 4 wafer
GPIO	GPIO Port Connector	2 x 5 box header
LCD_BKL	LCD Backlight Connector	1 x 5 wafer
LVDS	LVDS Connector	2 x 20 connector
ATX	ATX Power Connector	2 x 10 Connector
PWR_CPU1	CPU Power Connector	2 x 2 Connector
MINI-PCIE	Mini PCIe Connector	2 x 26 Connector
PCIEx16X	PCIe x16 Connector	1 x
SPI_SOCKET	Bios Socket	2 x 12 connector
SATA1	SATA3.0 Connector	Standard
SATA2	SATA3.0 Connector	Standard
SATA3	SATA3.0 Connector	Standard
SATA4	SATA3.0 Connector	Standard
BAT54	Battery Socket	CR2032 compatible
DIMM1	Memory Socket	Slot
DIMM2	Memory Socket	Slot


## 5.2. Mainboard Placement and Rear I/O locations

Figure 2: Front Side and Interfaces



- |                             |                               |
|-----------------------------|-------------------------------|
| 1. ATX 12 V power interface | 9. ATX-4-pin Power connector  |
| 2. SATA connector           | 10. LPC1 Bus                  |
| 3. Battery holder           | 11. Sys-Fan                   |
| 4. Memory connector         | 12. Com1                      |
| 5. CPU connector            | 13. Com2                      |
| 6. Speaker                  | 14. PCH chip controller       |
| 7. PCIe connector           | 15. GPIO feature connector    |
| 8. LVDS Connector           | 16. 24-pin Front Panel Header |


Figure 3: Rear View with Interfaces



- 17. 4xUSB/3xEthernet
- 18. 2x Display Port
- 19. 1x DisplayPort (optional)
- 20. Audio jacks

### 5.3. Rear Side

Figure 4: Bottom Side



- 21. M.2 Interface
- 22. Mounting hole for M.2-card

## 6/ Pin Definitions

The following sections provide pin definitions and detailed description of all on-board connectors. The connector definitions follow the following notation:

**Table 4: Connector Definitions**

Column Name	Description
Pin	Shows the pin-numbers in the connector. The graphical layout of the connector definition tables is made similar to the physical connectors.
Signal	The mnemonic name of the signal at the current pin. The notation "XX#" states that the signal "XX" is active low.
Type	AI: Analogue Input. AO: Analogue Output. I: Input, TTL compatible if nothing else stated. IO: Input / Output. TTL compatible if nothing else stated. IOT: Bi-directional tristate IO pin. IS: Schmitt-trigger input, TTL compatible. IOC: Input / open-collector Output, TTL compatible. IOD: Input / Output, CMOS level Schmitt-triggered. (Open drain output) NC: Pin not connected. O: Output, TTL compatible. OC: Output, open-collector or open-drain, TTL compatible. OT: Output with tri-state capability, TTL compatible. LVDS: Low Voltage Differential Signal. PWR: Power supply or ground reference pins.
	Ioh: Typical current in mA flowing out of an output pin through a grounded load, while the output voltage is > 2.4 V DC (if nothing else stated). Iol: Typical current in mA flowing into an output pin from a VCC connected load, while the output voltage is < 0.4 V DC (if nothing else stated).
Pull U/D	On-board pull-up or pull-down resistors on input pins or open-collector output pins.
Note	Special remarks concerning the signal.
Designation	Type and number of item described
see Section	Number of section in this manual containing detailed description

## 6.1. Processor Support

The Intel 8th generation Processor is a 64-bit, multi-core processor built on 14-nanometer process technology. The S-processor line is offered in a Two-Chip Platform and is connected to a discrete Intel® C236 Series Chipset Family Platform Controller Hub (KBL PCH-S) on the motherboard. The mITX-SLK-S is designed to support the following processors:

- ▶ Intel® Core i7, -i5, -i3 Quad Core processor
- ▶ Intel® Xeon processor

Kontron has defined the board versions as listed in the following table, so far all based on Embedded CPUs.

**Table 5: Processor Support**

Name	Speed	Turbo	Embed.	Cache	Sspec	TDP / Tj	Part number
Core™ i7-7700	3.6 GHz	4.2 GHz	Yes	8 MB	SR338	65 W / 100°C	1060- 9526
Core™ i5-7500	3.4 GHz	3.8 GHz	Yes	8 MB	SR335	65 W / 100°C	1060- 9525
Core™ i3-7101E	3.9 GHz		Yes	3 MB	SR32Z	54 W / 100°C	1060- 9524
Xeon™ E3-1275 V6	3.8 GHz	4.2 GHz	Yes	8 MB	SR32A	73 W /	1060- 9489

## 6.2. System Memory Support

The memory system has two DDR4 sockets. The sockets support the following memory features:

- ▶ 2x DDR4 SO-DIMM, 1.2 V
- ▶ Max up to 32 GB (2x16 GB).




---

If using 32 Bit OS, less than 4 GB are displayed in the system (Shared Video Memory/PCI resources is subtracted).

---

- ▶ Dual channel, 260 pins, 2133 MT/s (PC4-2133)
- ▶ ECC is supported

Kontron offers the following memory module:

**Table 6: Memory Support**

Memory Module Description	Part number
DDR4-2133 non-ECC SODIMM 4GB	1060-2753
DDR4-2133 non-ECC SODIMM 8GB	1060-2760



Memory Module Description	Part number
DDR4-2133 non-ECC SODIMM 16GB	1060-2761
DDR4-2133 ECC SODIMM 4GB	1060-2762
DDR4-2133 ECC SODIMM 8GB	1060-2763
DDR4-2133 ECC SODIMM 16GB	1060-2764

### 6.3. Ethernet Connectors (I/O area)

The mITX-KBL-S-C236 supports three channels of 10/100/1000 Mbit/s Ethernet (LAN1 to LAN3).

In order to achieve the specified performance of the Ethernet port, Category 5 twisted pair cables must be used with 10/100 MByte/s and Category 5E, 6 or 6E with 1 Gbit/s LAN networks.

Figure 5: Ethernet Connector




Table 7: Pin Assignment DP Connector

Pin	Signal	Ethernet 10 BaseT/100BaseT	Gigabit-Ethernet
1	MDI0+	TX+	D1+
2	MDI0-	TX-	D1-
3	MDI1+	RX+	D2+
4	MDI1-		D3+
5	MDI2+		D3-
6	MDI2-	RX-	D2-
7	MDI3+		D4+
8	MDI3-		D4-

Table 8: Signal Description

Signal	Description
MDI[0]+ / MDI[0]-	In MDI mode, this is the first pair in 1000Base-T, i.e. the BI_DA+/- pair, and is the transmit pair in 10Base-T and 100Base-TX. In MDI crossover mode, this pair acts as the BI_DB+/- pair, and is the receive pair in 10Base-T and 100Base-TX.
MDI[1]+ / MDI[1]-	In MDI mode, this is the second pair in 1000Base-T, i.e. the BI_DB+/- pair, and is the receive pair in 10Base-T and 100Base-TX. In MDI crossover mode, this pair acts as the BI_DA+/- pair, and is the transmit pair in 10Base-T and 100Base-TX.
MDI[2]+ / MDI[2]-	In MDI mode, this is the third pair in 1000Base-T, i.e. the BI_DC+/- pair.

Signal	Description
	In MDI crossover mode, this pair acts as the BI_DD+/- pair.
MDI[3]+ / MDI[3]-	In MDI mode, this is the fourth pair in 1000Base-T, i.e. the BI_DD+/- pair. In MDI crossover mode, this pair acts as the BI_DC+/- pair.

### 6.4. USB Connectors (I/O area)

Figure 6: USB 2.0 / 3.0 socket




Table 9: Pin Assignment


Pin	Type	Signal	Note
1	PWR	5 V / SB 5 V	USB2.0 / 3.0
2	IO	USB 3-	USB2.0 / 3.0
3	IO	USB 3+	USB2.0 / 3.0
4	PWR	GND	USB2.0 / 3.0
5	IO	RX 2-	USB3.0
6	IO	RX 2+	USB3.0
7	PWR	GND	USB3.0
8	IO	TX 2-	USB3.0
9	IO	TX 2+	USB3.0

Table 10: Signal Description

Signal	Description
USBn+ USBn- RXn+ RXn- TXn+ TXn-	Differential pair works as serial differential receive/transmit data lines. (n= 0,1,2,3)
5 V / SB5 V	5 V supply for external devices. SB5 V is supplied during power-down to allow wakeup on USB device activity. Protected by resettable 2 A fuse covering both USB ports.


For USB2.0 cabling it is required to use only HiSpeed USB cable, specified in USB2.0 standard:

Figure 7: USB 2.0 High Speed Cable



For USB3.0 cabling it is required to use only HiSpeed USB cable, specified in USB3.0 standard:

Figure 8: USB 3.0 High Speed Cable



## 6.5. Audio Jack Connectors (I/O area)

Figure 9: Audio Jack



Table 11: Pin Assignment (Line Out, green)

Pin Designation	Signal	Type	Note
Tip	Front_OUT_L	OA	For headphone, max 1.6 V <sub>RMS</sub>
Ring	Front_OUT_R	OA	For headphone, max 1.6 V <sub>RMS</sub>
Sleeve	GND	PWR	

Table 12: Pin Assignment (Line In, blue)

Pin Designation	Signal	Type	Note
Tip	LINE1_L	IA	1.0 V <sub>RMS</sub> , 30 kΩ
Ring	LINE1_R	IA	1.0 V <sub>RMS</sub> , 30 kΩ
Sleeve	GND	PWR	

Table 13: Pin Assignment (Mic In, pink)

Pin Designation	Signal	Type	Note
Tip	MIC1_L	IA	
Ring	MIC1_R	IA	
Sleeve	GND	PWR	

Table 14: Signal Description

Signal	Description	Note
LINE1_L	Line In signal Left	
LINE1_R	Line In signal Right	
Front_L	Line Out Left	Shared with Audio Header
Front_R	Line Out Right	Shared with Audio Header
MIC1_L	Microphone 1 Left	Shared with Audio Header
MIC1_R	Microphone 1 Right	Shared with Audio Header

## 6.6. Fan Connectors (internal)

The FANSYS (SYS\_FAN) can be used to power, control and monitor a fan for chassis ventilation etc.

The FANCPU (CPU\_FAN) is used for the connection of the FAN for the CPU.

The 4-pin header is recommended to be used for driving 4-wire type Fan in order to implement FAN speed control.

Figure 10: 4-pin Fan Connector




Table 15: 4-pin Mode

Pin	Signal	Description	Type
1	TACHO	Fan speed control	I
2	SEN	Fan speed sense	O
3	12 V	Power +12 V	PWR
4	GND	Ground	PWR

Table 16: Signal Description

Signal	Description	Type
GND	Power Supply GND signal	PWR
12 V	+12 V supply for fan. A maximum of 2000 mA can be supplied from this pin.	PWR
TACHO	Tacho input signal from the fan, for rotation speed supervision RPM (Rotations Per Minute).	I
SEN	Output signal for FAN speed control.	O

## 6.7. Front Panel 1 (internal)

Figure 11: FP1 Connector




Table 17: FP1 Connector

Pin	Signal	Pin	Signal
1	USB6/7_5V	2	USB6/7_5V
3	USB6-	4	USB7-
5	USB6+	6	USB7+
7	GND	8	GND
9	NC	10	LINE2-L
11	+5V	12	+5V
13	SATA_LED	14	SUS_LED
15	GND	16	PWRBTN_IN#
17	RSTIN#	18	GND
19	SBV3V3	20	LINE-2R
21	AGND	22	AGND
23	MIC2-L	24	MIC2-R

## 6.8. COM1/COM2 external

Figure 12: COM1/2 External Connector (2 mm raster)




Table 18: COM1/2 External Connection

Pin	Description	Pin	Description
1	NDCD	2	NDSR
3	NSIN	4	NRTS
5	NSOUT	6	NCTS
7	NDTR	8	NRI
9	GND	10	5V

Table 19: Signal Description

Signal	Description
NDCD	Data Carrier Detect
NDSR	Data Set Ready
NSIN	User Input
NRTS	Request to Send
NSOUT	User Output
NCTS	Clear To Send
NDTR	Data Terminal Ready
NRI	Ring Indicator
GND	Ground

## 6.9. Kontron Feature Connector (GPIO Internal)

Figure 13: GPIO Internal Connector




Table 20: Pinout GPIO

Pin	Description	Pin	Description
1	CASE_OPEN#	2	SMBC
3	S5#	4	SMBD
5	PWR_OK	6	EXT_BAT
7	FAN3OUT	8	FAN3IN
9	SB3V3	10	SB5V
11	GPIO0	12	GPIO1
13	GPIO2	14	GPIO3
15	GPIO4	16	GPIO5
17	GPIO6	18	GPIO7
19	GND	20	GND
21	GPIO8	22	GPIO9
23	GPIO10	24	GPIO11
25	GPIO12	26	GPIO13
27	GPIO14	28	GPIO15
29	GPIO16	30	GPIO17
31	GND	32	GND
33	EGCLK	34	EGCS#
35	EGAD	36	TMA0
37	+12 V	38	GND
39	FAN4OUT	40	FAN4IN
41	GND	42	GND
43	GND	44	S3#



## 6.10. CMOS1 Jumper

Figure 14: CMOS1 Jumper




Table 21: CMOS1 Internal Connection

Pin	Description
1	3V_BATT
2	RTCRST#
3	GND




---

**Function:**  
**Pin1-2: Default Position**  
**Pin2-3: Clear CMOS**

---

## 6.11. Always ON Jumper

Figure 15: Always ON Jumper




Table 22: Always ON Jumper

Pin	Description
1	PWRBTN_N
2	PCH_RSMRST_N
3	GND




---

**Function:**  
**Pin1-2: Always ON Enable**  
**Pin2-3: Always ON Disable (Default Position)**

---

## 6.12. LCD\_PWR1 Internal

Figure 16: LCD\_PWR1 Internal Connector



Table 23: LCD\_PWR1 Internal Connection

Pin	Description
1	5V
2	LCD_VOLTAGE
3	3.3V

## 6.13. LVDS (internal)

Figure 17: LVDS Connector





Table 24: LVDS Pin Assignment

Pin	Description	Pin	Description
1	12 V	2	12 V
3	12 V	4	12 V
5	12 V	6	GND
7	5 V	8	GND
9	LCDVCC	10	LCDVCC
11	DDC CLK	12	DDC DATA
13	BKLTCTL	14	VDD ENABLE
15	BKLTEN#	16	GND
17	LVDS A0-	18	LVDS A0+
19	LVDS A1-	20	LVDS A1+
21	LVDS A2-	22	LVDS A2+
23	LVDS ACLK-	24	LVDS ACLK+
25	LVDS A3-	26	LVDS A3+
27	GND	28	GND
29	LVDS B0-	30	LVDS B0+
31	LVDS B1-	32	LVDS B1+
33	LVDS B2-	34	LVDS B2+
35	LVDS BCLK-	36	LVDS BCLK+

Pin	Description	Pin	Description
37	LVDS B3-	38	LVDS B3+
39	GND	40	GND

## 6.14. SATA (Serial ATA) Disk Interfaces (internal)

Figure 18: SATA Connector



7 6 5 4 3 2 1

Table 25: Pin Assignment

Pin	Signal	Type
1	GND	PWR
2	SATA* TX+	
3	SATA* TX-	
4	GND	PWR
5	SATA* RX-	
6	SATA* RX+	
7	GND	PWR

Table 26: Signal Description

Signal	Description
SATA* RX+ / RX-	Host transmitter differential signal pair
SATA* TX+ / TX-	Host receiver differential signal pair

"\*" specifies 0 or 1 depending on SATA port.

Figure 19: Available Cable Kit



PN 821035 Cable SATA 500 mm

## 7/ Features and Power Supply

### 7.1. Onboard Power Supply

The KBL-S/mITX implements an on-board Intel IMVP8 regulator for the processor core and graphics core power supply. The main feature of Intel IMVP8 regulator is that it is serial Voltage Identification Definition (VID) based. Both the processor core and graphics core Voltage Regulator (VRs) are integrated into a single package. The Serial VID interface is shared by both the CPU core and graphics core VRs.

Intel IMVP8 uses a three-wire serial interface called Serial Voltage Identification (SVID) with DATA, CLK and ALERT#, for regulating both the CPU core & Graphics core processor voltages.

Some of the main differences in the platform with the introduction of SVID are:

- ▶ SVID can be used to communicate the power states along with the VID signals. Hence signals like PSI# and DPRSLPVR which were used to indicate the power states in previous platforms, is absent in this platform.
- ▶ There is no support for on-board override mechanism as done in case of Parallel VIDs in previous platforms.

### 7.2. External Power Supply

The KBL-S/mITX will operate from standard ATX & BTX compliant power supplies. For example, the Sparkle Model No. FSP300-60BTVS meets this requirement and is an ATX12V 1.1 Spec compliant power supply.

#### **NOTICE**

---

Use an "ATX12V" 1.1 Spec compliant power supply regardless of Vendor or wattage level (an ATX12V" rating means 5 V min current =0.1A)

---

#### **NOTICE**

---

The ATX 12V specification does not clearly state a requirement for the ramp-up of the 5VSB standby voltage. However, we strongly recommend to use only PSUs where the 5VSB ramp up follows the same rules as listed for +5VDC.

This should ensure that the board behaves properly, in particular when powering up without or with a weak/empty battery.

---

#### **NOTICE**

---

If any of the supply voltages drops below the allowed operating level longer than the specified hold-up time, all the supply voltages should be shut down and left OFF for a time long enough to allow the internal board voltages to discharge sufficiently.

If the OFF time is not observed, parts of the board or attached peripherals may work incorrectly or even suffer a reduction of MTBF.

The minimum OFF time depends on the implemented PSU model and other electrical factors and needs to be measured individually for each case.

---

## 7.3. Power Management

Processor supports ACPI 4.0a C0, C1, C1E, C3, C6, C7, C8, C9, C10 states. All power management handshakes are made on the DMI interface. None of the 'Power State' status signals can be observed on the board directly.

**Table 27: Power States**

State	Description
G0/S0/C0	Full On: Processor operating. Individual devices may be shut down or be placed into lower power states to save power.
G0/S0/Cx	Cx State: Cx states are processor power states within the S0 system state that provide for various levels of power savings. The processor initiates C-state entry and exit while interacting with the PCH. The PCH will base its behavior on the processor state.
G1/S3	Suspend-To-RAM (STR): The system context is maintained in system DRAM, but power is shut off to non-critical circuits. Memory is retained and refreshes continued. All external clocks stop except RTC.
G1/S4	Suspend-To-Disk (STD): The context of the system is maintained on the disk. All power is then shut off to the system except for the logic required to resume.
G2/S5	Soft Off (S0FF): System context is not maintained. All power is shut off except for the logic required to restart. A full boot is required when waking.
G3	Mechanical OFF (MOFF): System context not maintained. All power is shut off except for the RTC. No Wake events are possible. This state occurs if the user removes the main system batteries in a mobile system, turns off a mechanical switch, or if the system power supply is at a level that is insufficient to power the waking logic.

## 7.4. Real-Time Clock

An on-board battery maintains power to the Real Time Clock (RTC) when the board is in a mechanical off state. A CR2032 battery is installed on the board.

## 7.5. Trusted Platform Module (TPM)

The boards include one Infineon SLB9665TT2.0FW5.00 Trusted Platform Module (TPM). The Trusted Platform Module (TPM) is a specific protected and encapsulated microcontroller security chip. He is used to defend the internal data structures against attacks. The nature of this security chip ensures that informations like keys, password and digital certificates are stored within.

## 8/ BIOS Setup structure

The Setup utility features for menus listed in the selection bar at the top of the screen:

- ▶ Main
- ▶ Advanced
- ▶ Chipset
- ▶ Security
- ▶ Boot
- ▶ Save & Exit

The Setup menus are selected via the left and right arrow keys. The currently active menu and the currently active uEFI BIOS Setup item are highlighted in white. Each Setup menu provides two main frames. The left frame displays all available functions. Functions that can be configured are displayed in blue. Functions displayed in gray provide information about the status or the operational configuration. The right frame displays an Item Specific Help window providing an explanation of the respective function.

### 8.1. Main Setup Menu

Upon entering the uEFI BIOS Setup program, the Main Setup menu is displayed. This screen lists the Main Setup menu sub-screens and provides basic system information as well as functions for setting the system time and date.

**Table 28: Main Setup Menu Sub-Screens Functions**

Sub-Screen	Function	Description
BIOS Information		Display BIOS Vendor, Core Version, and etc.
Board Information		Display Product Name, PCB ID, and etc.
Processor Information		Display Name, Type, Speed, and etc.
PCH Information		Display Name, PCH SKU, and etc.
System Language		Set System Language
System Date		Set System Date
System Time		Set System Time

### 8.2. Advanced Setup Menu

The Advanced Setup menu provides sub-screens and functions for advanced configuration.

**Table 29: Advanced Setup Menu Sub-Screens and Functions**

Sub-Screen	Function	Description
Intel RC ACPI Settings	PTID Support	Enable/Disable PTID Support
	PECI Access Method	Direct I/O or ACPI Peci Access Method
	Native PCIe Enable	Enable/Disable Native PCIe Enable
	Native ASPM	Auto/Enable/Disable Controlled ASPM
	BDAT ACPI Table Support	Enable/Disable BDAT ACPI Table Support
	Wake system from S5	Enable/Disable system wake on alarm event
	ACPI Debug	Enable/Disable ACPI Debug

Sub-Screen	Function	Description
	Low Power SO Idle	Enable/Disable Low Power SO Idle
	Lpit Recidency Counter	Select Recidency Counter
	PCI Delay Optimization	Enable/Disable PCI Delay Optimization
	ZpODD	Enable/Disable ZpODD
CPU Configuration	C6DRAM	Enable/Disable C6DRAM
	SW Guard Extensions (SGX)	Enable/Disable Software Guard Extensions (SGX)
	Select Owner EPOCH input type	There are three owner EPOCH modes (No Change in Owner EPOCHs; Change to New Random Owner EPOCHs; Manual User Defined Owner EPOCHs)
	PRMRR Size	Display the PRMRR
	CPU Flex Ratio Override	Enable/Disable CPU Flex Ratio Override
	CPU Flex Ratio Settings	Display the CPU Flex Ratio Settings
	Hardware Prefetcher	Enable/Disable Hardware Prefetcher
	Adjacent Cache Line Prefetch	To turn on/off prefetching of adjacent cache lines
	Intel (VMX) Virtualization Technology	Enable/Disable Intel (VMX) Virtualization Technology
	PECI	Enable/Disable Peci
	Active Processor Core	Number of cores to enable in each processor package
	BIST	Enable/Disable BIST (Built-In Self Test) on reset
	JTAG C10 Power	Enable/Disable Power JTAG in C10 and deeper power states
	AP threads Idle Manner	Ap thread Idle Manner for waiting signal to run
	AP threads Handoff Manner	AP threads Handoff to OS Manner from end of POST
	AES	Enable/Disable AES (Advance Encryption Standard)
	MachineCheck	Enable/Disable Machine Check
	MonitorMWait	Enable/Disable MonitorMWait
	Intel Trusted Execution Technology	Enable utilization of additional hardware capabilities provided by Intel (R) Trusted Execution Technology
	Alias Check Request DPR Memory Size (MB)	Display Alias Check Request DPR Memory Size (MB)
Reset AUX Content	Reset TPM Aux content. Txt may not functional after AUX content gets reset	

Sub-Screen	Function		Description
	Flash Wear Out Protection		Enable/Disable Flash Wear Out Protection
	Current Debug Interface Status		Display Current Debug Interface Status
	Debug Interface		Enable/Disable Debug Interface Support
	Debug Interface Lock		Enable/Disable Debug Interface Lock
	Processor trace memory allocation		Disable or select processor trace memory region size: from 4KB ~ 128MB
	CPU SMM Enhancement	SMM Code Access Check	Enable/Disable support for SMM Code Access feature
		SMM Use Delay Indication	Enable/Disable usage of SMM_DELAYED MSR for MP sync in SMI
		SMM Use Block Indication	Enable/Disable usage of SMM_BLOCKED MSR for MP sync in SMI
	FCLK Frequency for Early Power On		FCLK can take values of 400MHz, 800MHz and 1GHZ
	Voltage Optimization		Enable/Disable/Auto Voltage Optimization
Power & Performance	CPU – Power Management Control	Boot Performance mode	Select the performance state that the BIOS will set starting from reset vector
		Intel (R) SpeedStep(tm)	Allows more than two frequency to be supported
		Race To Halt (RTH)	Enable/Disable Race To Halt
		Intel (R) Speed Shift Technology	Enable/Disable Intel (R) Speed Shift Technology support
		HDC Control	This option allows HDC configuration
		Turbo Mode	Enable/Disable processor Turbo Mode
	View/Configure Turbo Options	Energy Efficient P-State	Enable/Disable Energy Efficient P-State feature
		Package Power Limit MSR Lock	Enable/Disable locking of Package Power Limit
		1-Core Ratio Limit Override	Display 1-Core Ratio Limit Override
		2-Core Ratio Limit Override	Display 2-Core Ratio Limit Override
		3-Core Ratio Limit Override	Display 3-Core Ratio Limit Override
		4-Core Ratio Limit Override	Display 4-Core Ratio Limit Override
		Energy Efficient Turbo	Enable/Disable Energy Efficient Turbo Feature
Config TDP Configurations	Configurable TDP Boot Mode	Configurable TDP Mode as Nominal/Up/Down/Deactivate TDP selection	



Sub-Screen	Function		Description	
		Configurable TDP Lock	Enable/Disable Configurable TDP Lock	
		CTDP BIOS Control	Enable/Disable CTDP Control via runtime ACPI BIOS methods	
		ConfigTDP Levels	ConfigTDP Turbo Activation Ratio, Power Limit 1, Power Limit 2	
		Custom Settings Nominal ConfigTDP Nominal	Setting for Power Limit 1, Power Limit 2, Power Limit 1 Time Window, ConfigTDP Turbo Activation Ratio	
		Custom Settings Down ConfigTDP Level 1	Setting for Power Limit 1, Power Limit 2, Power Limit 1 Time Window, ConfigTDP Turbo Activation Ratio	
		Custom Settings Up ConfigTDP Level 2	Setting for Power Limit 1, Power Limit 2, Power Limit 1 Time Window, ConfigTDP Turbo Activation Ratio	
	CPU VR Settings	PSYS Slope		Display PSYS Slope
		PSYS Offset		Display PSYS Offset
		PSYS Pmax Power		Display PSYS Pmax Power
		Acoustic Noise Settings	Acoustic Noise Mitigation	Enable/Disable Acoustic Noise Mitigation
			IA VR Domain	Display Disable Fast PKG C State Ramp for IA Domain and Slow Slew Rate for IA Domain
			GT VR Domain	Display Disable Fast PKG C State Ramp for GT Domain and Slow Slew Rate for GT Domain
			SA VR Domain	Display Disable Fast PKG C State Ramp for SA Domain and Slow Slew Rate for SA Domain
		Core/IA VR Settings	VR Config Enable	Enable/Disable VR Config
			AC Loadline	Display AC Loadline
			DC Loadline	Display DC Loadline
			PS Current Threshold1	Display PS Current Threshold1
			PS Current Threshold2	Display PS Current Threshold2

Sub-Screen	Function			Description
			PS Current Threshold3	Display PS Current Threshold3
			PS3 Enable	Enable/Disable PS3
			PS4 Enable	Enable/Disable PS4
			IMON Slope	Display IMON Slope
			IMON Offset	Display IMON Offset
			IMON Prefix	Set the Offset value as positive or negative
			VR Current Limit	Display VR Current Limit
			VR Voltage Limit	Display VR Voltage Limit
			TDC Enable	Enable/Disable TDC
			TDC Current Limit	Display TDC Current Limit
			TDC Time Windows	TDC Time Window, value in milliseconds. 1ms is default. Range from 1ms to 10ms, except for 9ms as it has no valid encoding in the MSR definition
			TDC Lock	Enable/Disable TDC Lock
		GT- UnSliced VR Settings	VR Config Enable	Enable/Disable VR Config
			AC Loadline	Display AC Loadline
			DC Loadline	Display DC Loadline
			PS Current Threshold1	Display PS Current Threshold1
			PS Current Threshold2	Display PS Current Threshold2
			PS Current	Display PS Current Threshold3

Sub-Screen	Function			Description	
				Threshold3	
				PS3 Enable	Enable/Disable PS3
				PS4 Enable	Enable/Disable PS4
				IMON Slope	Display IMON Slope
				IMON Offset	Display IMON Offset
				IMON Prefix	Set the Offset value as positive or negative
				VR Current Limit	Display VR Current Limit
				VR Voltage Limit	Display VR Voltage Limit
				TDC Enable	Enable/Disable TDC
				TDC Current Limit	Display TDC Current Limit
				TDC Time Windows	TDC Time Window, value in milliseconds. 1ms is default. Range from 1ms to 10ms, except for 9ms as it has no valid encoding in the MSR definition
				TDC Lock	Enable/Disable TDC Lock
			GT-Sliced VR Settings	VR Config Enable	Enable/Disable VR Config
				AC Loadline	Display AC Loadline
				DC Loadline	Display DC Loadline
				PS Current Threshold1	Display PS Current Threshold1
				PS Current Threshold2	Display PS Current Threshold2
				PS Current Threshold3	Display PS Current Threshold3

Sub-Screen	Function		Description
			PS3 Enable
			PS4 Enable
			IMON Slope
			IMON Offset
			IMON Prefix
			VR Current Limit
			VR Voltage Limit
			TDC Enable
			TDC Current Limit
			TDC Time Windows
			TDC Lock
		VR Mailbox Command options	Display VR Mailbox Command options
		Platform PL1 Enable	Enable/Disable Platform Power Limit 1 Programming
		Platform PL2 Enable	Enable/Disable Platform Power Limit 2 Programming
		Power Limit 4 Override	Enable/Disable Power Limit 4 Override
		C States	Enable/Disable CPU Power Management
		Enhanced C-states	Enable/Disable C1E
		C-State Auto Demotion	Configure C-State Auto Demotion
		C-State Un-demotion	Configure C-State Un-demotion
		Package C-State Demotion	Enable/Disable Package C-State Demotion
		Package C-State Un-demotion	Enable/Disable Package C-State Un-demotion
		Cstate Pre-Wake	Enable/Disable Cstate Pre-Wake

Sub-Screen	Function	Description		
		IO MWAIT Redirection	When set, will map IO_read instructions sent to IO registers PMG_IO_BASE_ADDRBASE+off set to MWAIT(offset)	
		Package C State Limit	Maximum Package C State Limit Setting	
		C3 Latency Control (MSR 0X60A)	Setting of Time Unit (Unit of measurement for IRTL value) and Latency	
		C6/7 Short Latency Control (MSR 0X60B)	Setting of Time Unit (Unit of measurement for IRTL value) and Latency	
		C6/7 Long Latency Control (MSR 0X60C)	Setting of Time Unit (Unit of measurement for IRTL value) and Latency	
		Thermal Monitor	Enable/Disable Thermal Monitor	
		Interrupt Redirection Mode Selection	Interrupt Redirection Mode Select for Logical Interrupts	
		Timed MWAIT	Enable/Disable Timed MWAIT	
		Custom P-state Table	Display Number of P states	
		Energy performance gain	Enable/Disable Energy performance gain	
		EPG DIMM Idd3N	Display EPG DIMM Idd3N	
		EPG DIMM Idd3P	Display EPG DIMM Idd3P	
		Power Limit 3 Settings	Enable/Disable Power Limit 3 Override	
		CPU Lock Configuration	CFG Lock	Configure MSR 0XE2[15], CFG Lock bit
			Overclocking Lock	Enable/Disable Overclocking Lock
	GT – Power Management Control	RC6 (Render Standby)	Check to enable render standby support	
Maximum GT frequency		Choose between 350MHz (RPN) and 1000MHz (RPO). Value beyond the range will be clipped to min/max supported by SKU		
PCH-FW Configuration	ME Firmware Version	Display ME Firmware Version		
	ME Firmware Mode	Display ME Firmware Mode		
	ME Firmware SKU	Display ME Firmware SKU		
	ME File System Integrity Value	Display ME File System Integrity Value		
	ME Firmware Status 1	Display ME Firmware Status 1		
	ME Firmware Status 2	Display ME Firmware Status 2		
	NFC Support	Display NFC Support		
	ME State	Display ME State		
	Manageability	Display Manageability		

Sub-Screen	Function	Description
	Features State	Display Features State
	AMT BIOS Features	Display AMT BIOS Features
	AMT Configuration	ASF support
		USB Provisioning of AMT
	CIRA Configuration	Active Remote Assistance Process
		CIRA Timeout
	ASF Configuration	PET Progress
		Watchdog
		OS Timer
		BIOS Timer
	Secure Erase Configuration	Secure Erase Mode
		Force Secure Erase
	OEM Flags Settings	MEBx hotkey Pressed
		MEBx Selection Screen
		Hide Unconfigure ME Confirmation Prompt
		MEBx OEM Debug Menu Enable
		Unconfigure ME
	MEBx Resolution Settings	Non-UI Mode Resolution
		UI Mode Resolution
		Graphic Mode Resolution

Sub-Screen	Function	Description	
	ME Unconfig on RTC Clear	Display ME Unconfig on RTC Clear	
	Comms Hub Support	Enable/Disable support for Comms Hub	
	JHI Support	Enable/Disable Intel® DAL Host Interface Service (JHI)	
	Core Bios Done Message	Enable/Disable Core Bios Done message sent to ME	
	Firmware Update Configuration	Enable/Disable Me FW Image Re-Flash function	
	PTT Configuration	PTT Capability/State	Display PTT Capability/State
		TPM Device Selection	Selects TPM device: PTT or dTPM
		PTP aware OS	Display PTP aware OS
	ME Debug Configuration	HECI Timeouts	Enable/Disable HECI Send/Receive Timeouts
		Force ME DID Init Status	Force the DID Initialization Status value
		CPU Replaced Polling Disable	Setting this option disables CPU replacement polling loop
		ME DID Message	Enable/Disable ME DID Message
		HECI Retry Disable	Setting this option disables retry mechanism for all HECI APIs
		HECI Message check Disable	Setting this option disables message check for Bios Boot Path when sending
		MBP HOB Skip	Setting this option will skip MBP HOB
		HECI2 Interface Communication	Adds and Removes HECI2 Device from PCI space
		KT Device	Enable/Disable KT Device
		IDER Device	Enable/Disable IDER Device
		End Of Post Message	Enable/Disable End Of Post Message sent to ME
		DOI3 Setting for HECI Disable	Setting this option disables setting DOI3 bit for all HECI devices
RTD3 settings	RTD3 Support	Enable/Disable Runtime D3 Support	
	VR Staggering delay	Delay between subsequent VR power on to avoid current spike	
	VR Ramp up delay	Delay between subsequent VR ramp ups if they are all turn ON at the same time	
	PCIE Slot 5 Device Power-on delay in ms	Delay between applying core power and Deasserting PERST#	
	PCIE Slot 5 Device Power-off delay in ms	Delay after removing core power	
	Audio Delay	Delay after applying power to HD Audio(Realtek) codec device	
	I2CO Controller	Delay in _PS0 I2CO Controller	

Sub-Screen	Function	Description
	SensorHub	Delay after applying power to SensorHub device
	I2C1 Controller	Delay in _PS0 I2C1 Controller
	TouchPad	Delay after applying power to TouchPad device
	TouchPanel	Delay in PR _ON after applying power to TouchPanel device
	P-state Capping	Set _PPC and send ACPI notification
	USB Port 1	USB RTD3 support
	USB Port 2	USB RTD3 support
	I2C0 Sensor Hub	Enable RTD3 support for I2C0 Sensor Hub
	ZPODD	Zero power ODD option is applicable only for WhiteTipMountain1 and AdenHills with ZPODD Feature rework
	WWAN	Enable/Disable RTD3 support for WWAN
	Sata Port 0	Setup option to control the SATA port RTD3 functionality
	Sata Port 1	Setup option to control the SATA port RTD3 functionality
	Sata Port 2	Setup option to control the SATA port RTD3 functionality
	MiniCard SATA Port3	Setup option to control the SATA port RTD3 functionality
	Sata Port 4	Setup option to control the SATA port RTD3 functionality
	PCIe Remapped CR1	Display PCIe Remapped CR1
	PCIe Remapped CR2	Display PCIe Remapped CR2
	PCIe Remapped CR3	Display PCIe Remapped CR3
	RST Raid Volumes	Valid only with RST Storage Driver
OverClocking Performance Menu	OverClocking Feature	Performance Menu for Processor and Memory
	WDT Enable	Enable/Disable WatchDog Timer
	RSR	Enable/Disable RSR Feature
Intel ICC	ICC/OC WatchDog Timer	Enable/Disable ICC/OC WatchDog Timer
	ICC Locks after EOP	Display ICC Locks after EOP
	ICC Profile	Display ICC Profile
ACPI Settings	Enable ACPI Auto Configuration	Enable/Disable BIOS ACPI Auto Configuration
	Enable Hibernation	Enable/Disable System ability to



Sub-Screen	Function	Description	
		Hibernate	
	ACPI Sleep State	Select the highest ACPI sleep state the system will enter when the SUSPEND button is pressed	
	Lock Legacy Resources	Enable/Disable Lock Legacy Resources	
	S3 Video Repost	Enable/Disable S3 Video Repost	
SMART Settings	SMART Self Test	Run SMART Self Test on all HDDs during POST	
IT8528 Super IO Configuration	Super IO Chip	IT8528	
	Serial Port 1 Configuration	Serial Port	Enable/Disable Serial Port (COM)
		Device Settings	Display Device Settings
		Change Settings	Select an optimal settings for Super IO Device
		RS485 Duplex Mode	Sets full or or half duplex mode
		Termination Control	Select COM1 receiver termination
		Direction Control	Select COM1 direction
	Serial Port 2 Configuration	Serial Port	Enable/Disable Serial Port (COM)
		Device Settings	Display Device Settings
		Change Settings	Select an optimal settings for Super IO Device
Serial Port Console Redirection	Console Redirection	Enable/Disable Console Redirection	
	Console Redirection Settings	Terminal Type	Emulation: ANSI: Extended ASCII char set. VT100: ASCII char set. VT100+: Extends VT100 to support color, function keys, etc. VT-UTF8: Uses UTF8 encoding to map Unicode
		Bits per second	Select serial port transmission speed
		Data Bits	Data Bits
		Parity	A parity bit can be sent with the data bit to detect some transmission errors
		Stop Bits	Stops bits indicate the end of a serial data packet
		Flow Control	Flow control can prevent data loss from buffer overflow
		VT-UTF8 Combo Key Support	Enable VT-UTF8 Combination Key Support for ANSI/VT100 terminals
		Recorder Mode	With this mode enable only text will be sent. This is to capture terminal data
		Resolution 100x31	Enables/Disables extended terminal resolution
Legacy OS Redirection Resolution	On Legacy OS, the number of rows and columns supported redirection		

Sub-Screen	Function	Description	
	Putty KeyPad	Select function key and keypad on Putty	
	Redirection After BIOS POST	The settings specify if bootLoader is selected then Legacy console redirection is disable before booting to Legacy OS	
	COM1(Pci Bus0, Dev0, Func0)	Enable	
	Console Redirection	Port is disable	
	Legacy Console Redirection Settings	Legacy Serial Redirection Port	Select a COM port to display redirection of Legacy OS and Legacy OPROM Messages
	Serial Port for Out-of-Band Management/Windows Emergency Management Services (EMS) Console Redirection	Enable/Disable Console Redirection	
AMI Graphic Output Protocol Policy	Intel (R) GOP Driver	Shows GOP Driver Version	
	Output Select	Output Interface	
PCI Subsystem settings	AMI PCI Driver Version	Shows AMI PCI Driver Version	
	Above 4G Decoding	Enable/Disable Above 4G Decoding	
	Hot-Plug Support	Hot-Plug Support	
	Restore PCIE Registers	Enable/Disable Restore PCIE Registers	
	Don't Reset VC-TC Mapping	Enable/Disable Don't Reset VC-TC Mapping	
Network Stack Configuration	Network Stack	Enable/Disable UEFI Network Stack	
CSM Configuration	CSM Support	Enable/Disable Compatibility Support Module	
NVMe Configuration	NVMe controller and Device information	No NVMe Device Found	
USB Configuration	Legacy USB Support	Enables Legacy USB support	
	XHCI Hand-off	This is a workaround for OSes without XHCI hand-off support	
	USB Mass Storage Driver Support	Enable/Disable USB Mass Storage Driver Support	
	Port 60/64 Emulation	Enable/Disable Port 60/64 Emulation	
	USB transfer time-out	The time-out value for Control, Bulk, and Interrupt transfer	
	Device reset time-out	USB mass storage device start unit command time-out	
	Device power-up delay	Maximum time for the device will take before it properly report itself to the Host Controller	

Sub-Screen	Function	Description
LVDS Configuration	LVDS Flat Panel Display Support	Enable/Disable LVDS Flat Panel Display Support
	Panel Type	Select the type or Manufacturer's name of the display panel
	Resolution	Select the screen resolution of the display panel
	Panel Color Depth	Select the display panel color depth
	Panel Voltage	Select the voltage level for powering the LVDS Display Panel
	Channel	Select LVDS Interface Signals mode Single-Channel or Dual-Channel (Sometimes called "Single-Pixel" or "Dual-Pixel")
	Bus Swapping	Swap LVDS interface signals: Normal – use bus as indicated by pin name, Swapped – swap odd bus signals with even bus signals
	Clock Frequency Center Spread	Programmable center spreading of pixel clock frequency to minimize EMI
	Differential Output Swing Level	Programmable LVDS signal swing to pre-compensate for channel attenuation or allow for power saving
	Backlight	Enable/Disable Backlight
	Backlight Signal Inversion	Enable – Active High Disable – Active Low for display panel Backlight signal
	Backlight PWM Frequency	Set the PWM frequency the backlight
	Brightness Level	Select the Brightness Level for the backlight of the display panel
Hardware Health Configuration	System Temperature	Display the System Temperature
	System Temperature Offset	Adjust the offset value in C (Two's Complement)
	CPU Temperature	Display CPU Temperature
	System Fan Speed	Display System Fan Speed
	System Fan Cruise Control	Disable = Full speed Thermal = does regulate fan speed according to specified temperature Speed = does regulate according to specified speed
	CPU Fan Speed	Display CPU Fan Speed
	CPU Fan Cruise Control	Disable = Full speed Thermal = does regulate fan speed according to specified temperature Speed = does regulate according to

Sub-Screen	Function	Description
		specified speed
	Watchdog Function	0 = Disable. Enter the service interval in seconds before the system will reset
	ITE8528 Firmware Update	This option is enable Auto Update when version is not match, force update or disable update EC firmware
	PC Speaker/Beep	Control the default beeps during boot of the system

### 8.3. Chipset Setup Menu

The Chipset Setup menu provides information about the configuration.

Table 30: Chipset Setup Menu Functions

Sub-Screen	Function			Description	
System Agent (SA) Configuration	Memory Configuration	Memory Thermal Configuration	Memory Power and Thermal Throttling	DDR PowerDown and idle counter	BIOS: BIOS is in control of DDR CKE mode and idle timer value
				For LPDDR Only: DDR PowerDown and idle conter	For LPDDR Only: BIOS: BIOS is in control of DDR CKE mode and idle timer value
				Refresh_2X_MODE	Disable iMC enables 2xRef when warm and hot iMC enables 2xRef when hot
				LPDDR Thermal Sensor	When enabled, MC uses MR4 to read LPDDR thermal sensors
				SelfRefresh Enable	Enable, Disable (Enable=Def)
				SelfRefresh IdleTimer	Range [64K-1;512] in DLCK800s, (512=Def)
				Throttler CKEMin Defeature	On, Off
				Throttler CKEMin Timer	Timer value for CKEMin, range [255;0]
				Dram Power Meter	Use user provided weights, scale factors, and channel power

Sub-Screen	Function				Description
					floor values
					Dram Power Meter Setting
				Memory Thermal Reporting	Lock Thermal Management Registers
				Extern Therm Status	Enabled: The value from EXTTS is used Disabled: Pcode ignores the EXTTS
				Closed Loop Therm Manage	Enabled: CLTM pcode algorithm will be used
				Open Loop Therm Manage	Enabled: OLTM pcode algorithm will be used
				Warm Thresho ld Ch0 Dimm0	Range [255;0]=[31.875;0] in W for OLTM, [127.5;0] in C for CLTM
				Warm Thresho ld Ch0 Dimm1	Range [255;0]=[31.875;0] in W for OLTM, [127.5;0] in C for CLTM
				Hot Thresho ld Ch0 Dimm0	Range [255;0]=[31.875;0] in W for OLTM, [127.5;0] in C for CLTM
				Hot Thresho ld Ch0 Dimm1	Range [255;0]=[31.875;0] in W for OLTM, [127.5;0] in C for CLTM
				Warm Thresho ld Ch1 Dimm0	Range [255;0]=[31.875;0] in W for OLTM, [127.5;0] in C for CLTM

Sub-Screen	Function			Description
				Warm Thresho ld Ch1 Dimm1 Range [255;0]=[31.875;0] in W for OLTM, [127.5;0] in C for CLTM
				Hot Thresho ld Ch1 Dimm0 Range [255;0]=[31.875;0] in W for OLTM, [127.5;0] in C for CLTM
				Hot Thresho ld Ch1 Dimm1 Range [255;0]=[31.875;0] in W for OLTM, [127.5;0] in C for CLTM
				Warm Budget Ch0 Dimm0 Range [255;0]=[31.875;0] in W for OLTM, [127.5;0] in C for CLTM
				Warm Budget Ch0 Dimm1 Range [255;0]=[31.875;0] in W for OLTM, [127.5;0] in C for CLTM
				Hot Budget Ch0 Dimm0 Range [255;0]=[31.875;0] in W for OLTM, [127.5;0] in C for CLTM
				Hot Budget Ch0 Dimm1 Range [255;0]=[31.875;0] in W for OLTM, [127.5;0] in C for CLTM
				Warm Budget Ch1 Dimm0 Range [255;0]=[31.875;0] in W for OLTM, [127.5;0] in C for CLTM
				Warm Budget Ch1 Dimm1 Range [255;0]=[31.875;0] in W for OLTM, [127.5;0] in C for CLTM
				Hot Budget Ch1 Dimm0 Range [255;0]=[31.875;0] in W for OLTM, [127.5;0] in C for CLTM
				Hot Budget Ch1 Dimm1 Range [255;0]=[31.875;0] in W for OLTM, [127.5;0] in C for CLTM
			Memory RAPL	RAPL PL Lock Enable= lock Rapl Limit register, Disable(Disable=Def)
				RAPL PL Enable= enable,

Sub-Screen	Function			Description	
				1 enable	Disable(Disable= Def)
				RAPL PL 1 Power	Range[0;2 <sup>14</sup> -1]=[2047.875;0] in W, (0= Def)
				RAPL PL 1 Window X	Power PL 1 time windowX value, (1/1024)*(1+(x/4))*(2 <sup>y</sup> )(0= Def)
				RAPL PL 1 Window Y	Power PL 1 time windowY value, (1/1024)*(1+(x/4))*(2 <sup>y</sup> )(0= Def)
				RAPL PL 2 enable	Enable= enable, Disable(Disable= Def)
				RAPL PL 2 Power	Range[0;2 <sup>14</sup> -1]=[2047.875;0] in W, (0= Def)
				RAPL PL 2 Window X	Power PL 2 time windowX value, (1/1024)*(1+(x/4))*(2 <sup>y</sup> )(0= Def)
				RAPL PL 2 Window Y	Power PL 2 time windowY value, (1/1024)*(1+(x/4))*(2 <sup>y</sup> )(0= Def)
			Memory Thermal Management		Enable/Disable Memory Thermal Management
		Memory Training Algorithms	Early Command Training		Enable/Disable Early Command Training
			Sense Amp Offset Training		Enable/Disable Sense Amp Offset Training
			Early ReadMPR Timing Centering 2D		Enable/Disable Early ReadMPR Timing Centering 2D
			Read MPR Training		Enable/Disable Read MPR Training
			Receive Enable Training		Enable/Disable Receive Enable Training
			Jedec Write Leveling		Enable/Disable Jedec Write Leveling
			Early Write Time Centering 2D		Enable/Disable Early Write Time Centering 2D
			Early Write Drive Strentgh/ Equalization		Enable/Disable Early Write Drive Strentgh/ Equalization
			Early Read Time Centering		Enable/Disable Early Read

Sub-Screen	Function		Description
			2D Time Centering 2D
			Write Timing Centering 1D Enable/Disable Write Timing Centering 1D
			Write Voltage Centering 1D Enable/Disable Write Voltage Centering 1D
			Read Timing Centering 1D Enable/Disable Read Timing Centering 1D
			Dimm ODT Training* Dimm On-Die Termination Training
			Max RTT_WR Caps the maximum RTT_WR in power training
			DIMM RON Training* Enable/Disable DIMM RON Training
			Write Drive Strength/Equalization 2D* Enable/Disable Write Drive Strength/Equalization 2D
			Write Slew Rate Training* Enable/Disable Write Slew Rate Training
			Read ODT Training* Enable/Disable Read On-Die Termination Training
			Read Equalization Training* Enable/Disable Read Equalization Training
			Read Amplifier Training* Enable/Disable Read Amplifier Training
			Write Timing Centering 2D Enable/Disable Write Dq-Dqs Timing Centering 2D
			Read Timing Centering 2D Enable/Disable Read Dq-Dqs Timing Centering 2D
			Command Voltage Centering Enable/Disable Command Voltage Centering
			Write Voltage Centering 2D Enable/Disable Write Voltage Centering 2D
			Read Voltage Centering 2D Enable/Disable Read Voltage Centering 2D
			Late Command Training Enable/Disable Late Command Training
			Round Trip Latency Enable/Disable Round Trip Latency
			Turn Around Timing Training Enable/Disable Turn Around Timing Training
			Rank Margin Tool Enable/Disable Rank Margin Tool Training
			Memory Test Enable/Disable Memory Test Training



Sub-Screen	Function	Description
		DIMM SPD Alias Test
		Test to determine if the SPD has been corrupted to cause memory aliasing
		Receive Enable Centering 1D
		Enable/Disable Receive Enable Centering 1D
		Retrain Margin Check
		Enable/Disable Retrain Margin Check
		Write Drive Strength Up/Dn independently
		Enable/Disable Write Drive Strength Up/Dn independently
		CMD Slew Rate Training
		Enable/Disable CMD Slew Rate Training
		CMD Drive Strength/ Tx Equalization
		Enable/Disable CMD Drive Strength/ Tx Equalization
		CMD Normalization
		Enable/Disable CMD Normalization
	Memory Configuration	Display Memory Configuration
	MRC ULT Safe Config	MRC ULT Safe Config for PO
	Maximum Memory Frequency	Maximum Memory Frequency Selections in Mhz
	HOB Buffer Size	Size to set HOB Buffer
	ECC Support	Enable/Disable DDR ECC Support
	Max TOLUD	Maximum value of TOLUD
	SA GV	System Agent Geyserville
	SA GV Low Freq	System Agent Geyserville. Set frequency for low point
	Retrain on Fast Fail	Restart MRC in Cold mode if SW MemTest fails during Fast flow
	Command Tristate	Command Tristate Support
	Enable RH Prevention	Activity prevent Row Hammer
	Row Hammer Solution	Type of method used to prevent Row Hammer
	RH Activation Probability	Used to adjust MC for Hardware RHP
	Exit on Failure (MRC)	Exit on Failure for MRC training steps
	MC Lock	Enable/Disable capacity to lock or not MC registers

Sub-Screen	Function	Description
	Probeless Trace	HD Port, GDXC IOT/MOT od Disable
	Enable/Disable IED (Intel Enhanced Debug)	Intel Enhanced Debug requires 4MB SMM memory
	Ch Hash Support	Enable/Disable Channel Hash Support
	Ch Hash Mask	Set the BIT(s) to be included in the XOR function
	Ch Hash Interleaved Bit	Select the BIT to be used for channel interleaved mode
	VC1 Read Metering	Enable/Disable VC1 Read Metering Feature (RdMeter)
	VC1 RdMeter Time Window	VC1 Read Metering Time Window: time window over which VC1 read request counter is tracked
	VC1 RdMeter Threshold	VC1 Read Metering Threshold: threshold of counter within time window
	Strong Weak Leaker	Value for Strong Weak Leaker
	Memory Scrambler	Enable/Disable Memory Scrambler
	Force ColdReset	Force ColdReset OR Choose MrcColdBoot mode, when coldboot is required during MRC execution
	Channel A DIMM Control	Channel A DIMM Control Support – Enable or Disable Dimms on Channel A
	Channel B DIMM Control	Channel B DIMM Control Support – Enable or Disable Dimms on Channel B
	Force Single Rank	When enabled, only Rank 0 will be used in each DIMM
	Memory Remap	Enable/Disable Memory Remap above 4GB
	Time Measure	Enable/Disable printing of the time it takes to execute MRC
	DLL Weak Lock Support	Enable/Disable DLL Weak Lock Support
	Pwr Down Idle Timer	The minimum value should = to the worst case Roundtrip delay + Burst_Length. 0 means

Sub-Screen	Function	Description	
		AUTO: 64 for ULX/ULT, 128 for DT/Halo	
		Mrc Fast Boot	Enable/Disable fast path thru the MRC
		Lpddr Mem WL Set	Only applicable to LPDDR, Memory Write Latency Set selection (A is default, B will be used if memory devices support it)
		EV Loader	Enable/Disable EV Loader Functionality
		EV Loader Delay	Enable/Disable EV Loader 2 Second Delay
	Graphics Configuration	Graphics Turbo IMON Current	Graphics turbo IMON current values supported (14-31)
		Skip Scanning of External Gfx Card	If Enable, it will not scan for External Gfx Card on PEG and PCH PCIE Ports
		External Gfx Card Primary Display Configuration	External Gfx Card Primary Display Configuration
		Internal Graphics	Keep IGFX enabled based on the setup options
		GTT Size	Select the GTT Size
		Aperture Size	Select the Aperture Size Note: Above 4BG MMIO BIOS assignment is automatically enable when selecting 2048MB aperture
		DVMT Pre-Allocated	Select DVMT 5.0 Pre-Allocated (Fixed) Graphics Memory size used by the Internal Graphics Device
		DVMT Total Gfx Mem	Select DVMT 5.0 Total Graphics Memory size used by the Internal Graphics Device
		Gfx Low Power Mode	This option is applicable for SFF only
		VDD Enable	Enable/Disable forcing of VDD in the BIOS
		HDPC Support	HDPC provisioning BIOS support
		Algorithm	HDPC Re-encryption flow
		PM Support	Enable/Disable PM Support

Sub-Screen	Function		Description	
		PAVP Enable	Enable/Disable PAVP	
		Cdynmax Clamping Enable	Enable/Disable Cdynmax Clamping	
		Cd Clock Frequency	Select the highest Cd Clock Frequency supported by the platform	
		IUER Button Enable	Enable/Disable IUER Button Functionality	
	DMI/OPI Configuration	DMI Max Link Speed		Set DMI Speed Gen1/Gen2/Gen3
		DMI Gen3 Eq Phase 2		Perform Gen3 Equalization Phase 2
		DMI Gen3 Eq Phase 3 Method		Select Method for Gen3 Equalization Phase 3
		DMI Vc1 Control		Enable/Disable DMI Vc1
		DMI Vcm Control		Enable/Disable DMI Vcm
		Program Static Phase Eq		Program Phase1 Preset/CTLEp
		Gen3 Root Port Preset value for each Lane	Lane 0	Value for Lane 0
			Lane 1	Value for Lane 1
			Lane 2	Value for Lane 2
			Lane 3	Value for Lane 3
		Gen3 Endpoint Preset value for each Lane	Lane 0	Value for Lane 0
			Lane 1	Value for Lane 1
			Lane 2	Value for Lane 2
			Lane 3	Value for Lane 3
		Gen3 Endpoint Hint value for each Lane	Lane 0	Value for Lane 0
			Lane 1	Value for Lane 1
Lane 2	Value for Lane 2			
Lane 3	Value for Lane 3			
Gen3 RxCTLE Control	Bundle0	Gen3 RxCTLE setting for Bundle0 (Lane0, Lane1)		
	Bundle1	Gen3 RxCTLE setting for Bundle1 (Lane2, Lane3)		
DMI Link ASPM Control		Enable/Disable the control of Active State Power Management on SA side of the DMI Link		
DMI Extended Sync Control		Enable DMI Extended Synchronization		
DMI De-emphasis Control		Configure the De-emphasis		

Sub-Screen	Function		Description	
			control on DMI	
		DMI IOT	Enable/Disable DMI IOT	
	PEG Port Configuration	PEG 0:1:0 Enable Root Port		Enable/Disable the Root Port
		Max Link Speed		Configure PEG 0:1:0 Max Speed
		PEGO Slot Power Limit Value		Sets the upper limit on power supplied by slot
		PEGO Slot Power Limit Scale		Select the scale used for the slot power limit value
		PEGO Physical Slot Number		Set the physical slot number attached to this port
		PEGO Hotplug		PCI Express Hot Plug Enable/Disable
		PEG 0:1:1 Enable Root Port		Enable/Disable the Root Port
		Max Link Speed		Configure PEG 0:1:1 Max Speed
		PEG1 Slot Power Limit Value		Sets the upper limit on power supplied by slot
		PEG1 Slot Power Limit Scale		Select the scale used for the slot power limit value
		PEG1 Physical Slot Number		Set the physical slot number attached to this port
		PEG 0:1:2 Enable Root Port		Enable/Disable the Root Port
		Max Link Speed		Configure PEG 0:1:2 Max Speed
		PEG2 Slot Power Limit Value		Sets the upper limit on power supplied by slot
		PEG2 Slot Power Limit Scale		Select the scale used for the slot power limit value
		PEG2 Physical Slot Number		Set the physical slot number attached to this port
		PEG Port Feature Configuration	Detect Non-Compliance Device	Detect Non-Compliance PCI Express Device in PEG
		Program PCIe ASPM after OpROM		Enable/Disable Program PCIe ASPM after OpROM
	Program Static Phase1 Eq		Program phase Presets/CTLEp	
	Gen3 Root Port Preset	Lane 0	Value for Lane 0	

Sub-Screen	Function		Description
	value for each Lane	Lane 1	Value for Lane 1
		Lane 2	Value for Lane 2
		Lane 3	Value for Lane 3
		Lane 4	Value for Lane 4
		Lane 5	Value for Lane 5
		Lane 6	Value for Lane 6
		Lane 7	Value for Lane 7
		Lane 8	Value for Lane 8
		Lane 9	Value for Lane 9
		Lane 10	Value for Lane 10
		Lane 11	Value for Lane 11
		Lane 12	Value for Lane 12
		Lane 13	Value for Lane 13
		Lane 14	Value for Lane 14
		Lane 15	Value for Lane 15
	Gen3 Endpoint Preset value for each Lane	Lane 0	Value for Lane 0
		Lane 1	Value for Lane 1
		Lane 2	Value for Lane 2
		Lane 3	Value for Lane 3
		Lane 4	Value for Lane 4
		Lane 5	Value for Lane 5
		Lane 6	Value for Lane 6
		Lane 7	Value for Lane 7
		Lane 8	Value for Lane 8
		Lane 9	Value for Lane 9
	Gen3 Endpoint Hint value for each Lane	Lane 0	Value for Lane 0
		Lane 1	Value for Lane 1
		Lane 2	Value for Lane 2
		Lane 3	Value for Lane 3
		Lane 4	Value for Lane 4

Sub-Screen	Function		Description	
		Lane 5	Value for Lane 5	
		Lane 6	Value for Lane 6	
		Lane 7	Value for Lane 7	
		Lane 8	Value for Lane 8	
		Lane 9	Value for Lane 9	
		Lane 10	Value for Lane 10	
		Lane 11	Value for Lane 11	
		Lane 12	Value for Lane 12	
		Lane 13	Value for Lane 13	
		Lane 14	Value for Lane 14	
		Lane 15	Value for Lane 15	
		Gen3 RxCTLE Control	Bundle0	Gen3 RxCTLE setting for Bundle0 (Lane0, Lane1)
			Bundle1	Gen3 RxCTLE setting for Bundle1 (Lane2, Lane3)
			Bundle2	Gen3 RxCTLE setting for Bundle2 (Lane4, Lane5)
			Bundle3	Gen3 RxCTLE setting for Bundle3 (Lane6, Lane7)
	Bundle4		Gen3 RxCTLE setting for Bundle4 (Lane8, Lane9)	
	Bundle5		Gen3 RxCTLE setting for Bundle5 (Lane10, Lane11)	
	Bundle6		Gen3 RxCTLE setting for Bundle6 (Lane12, Lane13)	
	Bundle7		Gen3 RxCTLE setting for Bundle7 (Lane14, Lane15)	
	RxCTLE Override	When Enables, it overrides PEG's RxCTLE adaptive behavior		
	Always Attempt SW EQ		Always Attempt SW EQ, even it has been done once	
	Number of Presets to test		Choose between 7, 3, 5, 8 and 0-9. Auto = current default (7, 3, 5, 8 for SKL.) Do not change from default unless debugging	
	Allow PERST# GPIO Usage		Enable/Disable GPIO-based reset to PEG endpoint(s) during margin search, if needed	
	SW EQ Enable VOC		Select Jitter & VOC test mode (default) or Jitter only	

Sub-Screen	Function		Description
			test mode
		Jitter Dwell Time	PEG Gen3 Preset Search dwell time [0..65535] in [usec]
		Jitter Error Target	The margin search error target value [1..65535]
		VOC Dwell Time	The VOC margin search dwell time [0..65535] in [usec]
		VOC Error Target	The VOC margin search error target value [1..65535]
		Generate BDAT PEG Margin Data	Enable to generate BDAT PCIe margin tables
		PCIe Rx CEM Test Mode	Enable/Disable PEG Rx CEM Loopback Mode
		PCIe Spread Spectrum Clocking	Allows disabling Spread Spectrum Clocking for compliance testing
		Stop Grant Configuration	Automatic/Manual stop grant configuration
		VT-d	VT-d capability
		CHAP Device (B0:D7:F0)	Enable/Disable SA CHAP Device
		Thermal Device (B0:D4:F0)	Enable/Disable SA Thermal Device
		GMM Device (B0:D8:F0)	Enable/Disable SA GMM Device
		CRID Support	Enable/Disable CRID control for Intel SIPP
		Above 4GB MMIO BIOS assignmnet	Enable/Disable Above 4GB MemoryMappedIO BIOS assignmnet
	X2APIC Opt Out	Enable/Disable X2APIC_Opt_Out bit	
	SKY CAM Device (B0:D5:F0)	Enable/Disable SA SKY CAM Device	
PCH-IO Configuration	PCI Express Configuration	PCI Express Clock Gating	PCI Express Clock Gating Enable/Disable for each root port
		DMI Link ASPM Control	The control of active state power management of the DMI link
		Port8xh Decode	PCI Express Port8xh Decode Enable/Disable



Sub-Screen	Function	Description
	Peer Memory Write Enable	Peer Memory Write Enable/Disable
	Compliance Test Mode	Enable when using Compliance Load Board
	PCIe-USB Glitch W/A	PCIe-USB Glitch W/A for bad USB device(s) connected behind PCIe/PEG Port
	PCIe Function swap	When Disabled, prevents PCIe rootport function swap
	PCI Express Gen3 Eq Lanes	PCIe1 Cm
		PCIe1 Cp
		PCIe2 Cm
		PCIe2 Cp
		PCIe3 Cm
		PCIe3 Cp
		PCIe4 Cm
		PCIe4 Cp
		PCIe5 Cm
		PCIe5 Cp
		PCIe6 Cm
		PCIe6 Cp
		PCIe7 Cm
		PCIe7 Cp
		PCIe8 Cm
		PCIe8 Cp
		PCIe9 Cm
		PCIe9 Cp
		PCIe10 Cm
		PCIe10 Cp
	PCIe11 Cm	
	PCIe11 Cp	
	PCIe12 Cm	
	PCIe12 Cp	
	PCIe13 Cm	
	PCIe13 Cp	
	PCIe14 Cm	
	PCIe14 Cp	

Sub-Screen	Function		Description
			PCIE15 Cm
			PCIE15 Cp
			PCIE16 Cm
			PCIE16 Cp
			PCIE17 Cm
			PCIE17 Cp
			PCIE18 Cm
			PCIE18 Cp
			PCIE19 Cm
			PCIE19 Cp
			PCIE20 Cm
			PCIE20 Cp
			Overrides SW EQ settings
		PCI Express Root Port x (x= 1,2, etc. Depends on available port)	PCI Express Root Port x
			Topology
			ASPM
			L1 Substates
			Gen3 Eq Phase3 Method
			UPTP
			DPTP
			ACS
			URR
			FER
			NFER
			CER
			Display PCIE15 Cp
			Display PCIE16 Cm
			Display PCIE16 Cp
			Display PCIE17 Cm
			Display PCIE17 Cp
			Display PCIE18 Cm
			Display PCIE18 Cp
			Display PCIE19 Cm
			Display PCIE19 Cp
			Display PCIE20 Cm
			Display PCIE20 Cp
			Enable/Disable Overrides SW EQ settings
			Control the PCI Express Root Port
			Identify the SATA topology if it is default or ISATA or Flex or Direct Connect or M2
			Set the ASPM level
			PCI Express L1 Substates settings
			PCIe Gen3 Equalization Phase 3 Method
			Upstream Port Transmitter Preset
			Downstream Port Transmitter Preset
			Enable/Disable Access Control Services Extended Capability
			PCI Express Unsupported Request Reporting Enable/Disable
			PCI Express Device Fatal Error Reporting Enable/Disable
			PCI Express Device Non-Fatal Error Reporting Enable/Disable
			PCI Express Device Non-Correctable Error Reporting

Sub-Screen	Function		Description
			Enable/Disable
		CTO	PCI Express Completion Timer T0 Enable/Disable
		SEFE	Root PCI Express System Error on Fatal Error Enable/Disable
		SENE	Root PCI Express System Error on Non-Fatal Error Enable/Disable
		SECE	Root PCI Express System Error on Correctable Error Enable/Disable
		PME SCI	PCI Express PME SCI Enable/Disable
		Hot Plug	PCI Express Hot Plug Enable/Disable
		Advanced Error Reporting	Enable/Disable Advanced Error Reporting
		PCIe Speed	Configure PCIe Speed
		Transmitter Half Swing	Enable/Disable Transmitter Half Swing
		Detect Timeout	The number of miliseconds reference code will wait for link to exit Detect state for enable ports before assuming there is no device and potentially disabling
		Extra Bus Reserved	Extra Bus Reserved (0-7) for bridges behind this root bridge
		Reserved Memory	Reserved Memory for this root bridge (1-20) MB
		Reserved I/O	Reserved I/O (4K/ 8K/ 12K/ 16K/ 20K) range for this root bridge
		PCH PCIe1 LTR	PCH PCIe Latency Reporting Enable/Disable
		Snoop Latency Override	Snoop Latency Override for PCH PCIe
		Non Snoop Latency Override	Non Snoop Latency Override for PCH PCIe
		Force LTR Override	Force LTR Override for PCH PCIe
		PCIe1 LTR Lock	PCIe LTR Configuration Lock
		PCIe1 CLKREQ Mapping	PCIe CLKREQ override for

Sub-Screen	Function		Description
			Override default platform mapping
			Extra options Detect Non-Compliance Device Detect Non-Compliance PCI Express Device
			Prefetchable Memory Prefetchable Memory Range for this Root Bridge
			Reserved Memory Alignment Reserved Memory Alignment (0-31 bits)
			Prefetchable Memory Alignment Prefetchable Memory Alignment (0-31 bits)
	SATA And RST Configuration		SATA Controller(s) Enable/Disable SATA Port
			SATA Mode Selection Determine How SATA controller(s) operate
			SATA Test Mode Enable/Disable SATA Test Mode
	Software Feature Mask Configuration		HDD Unlock If enabled, indicates that the HDD password unlock in the OS is enable
			LED Locate If enabled, indicates that the LED/SGPIO hardware is attached and ping to locate feature is enable on the OS
			Aggressive LPM Support Enable PCH to aggressively enter link power state
			SATA Controller Speed Indicates the maximum speed the SATA controller can support
			<b>SATA0 M.2:</b> Software Preserve Unknown Software Preserve
			Port 0 Enable/Disable SATA Port
			Hot Plug Designates this port as Hot Pluggable
			Configured as eSATA Hot Plug Supported
			Spin Up Device Enable/Disable Spin Up Device
			SATA Device Type Identify the SATA port is connected to solid state drive or hard disk drive
			Topology Identify the SATA Topology if it is default or ISATA or Flex or Direct Connect or M2
			SATA Port0 DevSlp Enable/Disable SATA Port0 DevSlp

Sub-Screen	Function	Description
	DITO Configuration	Enable/Disable DITO Configuration
	DITO Value	Display DITO Value
	DM Value	Display DM Value
	<b>SATA1 mSATA:</b> Software Preserve	Unknown Software Preserve
	Port 1	Enable/Disable SATA Port
	Hot Plug	Designates this port as Hot Pluggable
	Configured as eSATA	Hot Plug Supported
	Spin Up Device	Enable/Disable Spin Up Device
	SATA Device Type	Identify the SATA port is connected to solid state drive or hard disk drive
	Topology	Identify the SATA Topology if it is default or ISATA or Flex or Direct Connect or M2
	SATA Port1 DevSlp	Enable/Disable SATA Port1 DevSlp
	DITO Configuration	Enable/Disable DITO Configuration
	DITO Value	Display DITO Value
	DM Value	Display DM Value
	<b>SATA2 J10:</b> Software Preserve	Unknown Software Preserve
	Port 2	Enable/Disable SATA Port
	Hot Plug	Designates this port as Hot Pluggable
	Configured as eSATA	Hot Plug Supported
	Spin Up Device	Enable/Disable Spin Up Device
	SATA Device Type	Identify the SATA port is connected to solid state drive or hard disk drive
	Topology	Identify the SATA Topology if it is default or ISATA or Flex or Direct Connect or M2
	SATA Port2 DevSlp	Enable/Disable SATA Port2 DevSlp
	DITO Configuration	Enable/Disable DITO Configuration

Sub-Screen	Function	Description
		DITO Value
		Display DITO Value
		DM Value
		Display DM Value
	<b>SATA3 J12:</b> Software Preserve	Unknown Software Preserve
	Port 3	Enable/Disable SATA Port
	Hot Plug	Designates this port as Hot Pluggable
	Configured as eSATA	Hot Plug Supported
	Spin Up Device	Enable/Disable Spin Up Device
	SATA Device Type	Identify the SATA port is connected to solid state drive or hard disk drive
	Topology	Identify the SATA Topology if it is default or ISATA or Flex or Direct Connect or M2
	SATA Port3 DevSlp	Enable/Disable SATA Port3 DevSlp
	DITO Configuration	Enable/Disable DITO Configuration
	DITO Value	Display DITO Value
	DM Value	Display DM Value
	<b>SATA6 J11:</b> Software Preserve	Unknown Software Preserve
	Port 6	Enable/Disable SATA Port
	Hot Plug	Designates this port as Hot Pluggable
	Configured as eSATA	Hot Plug Supported
	Spin Up Device	Enable/Disable Spin Up Device
	SATA Device Type	Identify the SATA port is connected to solid state drive or hard disk drive
	Topology	Identify the SATA Topology if it is default or ISATA or Flex or Direct Connect or M2
	SATA Port6 DevSlp	Enable/Disable SATA Port6 DevSlp
	DITO Configuration	Enable/Disable DITO Configuration
	DITO Value	Display DITO Value
	DM Value	Display DM Value

Sub-Screen	Function	Description	
	SATA7 J13:	Software Preserve	Unknown Software Preserve
		Port 7	Enable/Disable SATA Port
			Designates this port as Hot Pluggable
		Configured as eSATA	Hot Plug Supported
		Spin Up Device	Enable/Disable Spin Up Device
		SATA Device Type	Identify the SATA port is connected to solid state drive or hard disk drive
		Topology	Identify the SATA Topology if it is default or ISATA or Flex or Direct Connect or M2
		SATA Port7 DevSlp	Enable/Disable SATA Port7 DevSlp
		DITO Configuration	Enable/Disable DITO Configuration
		DITO Value	Display DITO Value
		DM Value	Display DM Value
	USB Configuration	XHCI Disable Compliance Mode	Options to disable compliance mode
		xDCI Support	Enable/Disable xDCI (USB OTG Device)
		USB Port Disable Override	Selectively Enable/Disable the corresponding USB port from reporting a Device Connection to the controller
	Security Configuration	RTC Lock	Enable will lock bytes 38h-3Fh in the lower/upper 128-byte bank of RTC RAM
		BIOS Lock	Enable/Disable the PCH BIOS Lock Enable feature
	HD Audio Configuration	HD Audio	Control Detection of the HD-Audio Device
		Audio DSP	Enable/Disable Audio DSP
		Audio DSP Compliance Mode	Specifies DSP enabled system compliances
		HDA-Link Codec Select	Select whether Platform Onboard Codec (Single Verb Table installed) or External Codec Kit (Multiples verb tables installed) will be used

Sub-Screen	Function	Description
		iDisplay Audio Disconnect Disconnects SDI2 signal to hide/disable iDisplay Audio Codec
		PME Enable Enables PME wake of HD Audio controller during POST
	HD Audio Advanced Configuration	<b>I/O Buffer Control:</b> I/O Buffer Ownership Select the ownership of the I/O buffer between Intel HD Audio link vs I2S port (for bilingual codecs)
		I/O Buffer Voltage Select the voltage operation mode of the I/O buffer
		<b>Statically Switchable BCLK Clock Frequency Configuration:</b> HD Audio Link Frequency Select HD Audio Link Frequency
		iDisplay Link Frequency Select iDisplay Link frequency
		HD Audio DSP Features Configuration
	<b>Audio DSP NHLT Endpoints Configuration:</b> DMIC 4 Mic Array	
	Bluetooth Enables/Disables Bluetooth	
	I2S Enables/Disables I2S	
	<b>Audio DSP Feature Support:</b> WoV (Wake on Voice) Enables/Disables DSP Feature	
	Bluetooth Sideband Enables/Disables DSP Feature	
	BT Intel HFP Enables/Disables DSP Feature	
	BT Intel A2DP Enables/Disables DSP Feature	
	Codec based VAD Enables/Disables DSP Feature	
	DSP based Speech Pre-Processing Disabled Enables/Disables DSP Feature	
	Voice Activity Enables/Disables DSP	



Sub-Screen	Function		Description
			Detection Feature
			<b>Audio DSP Pre/Post-Processing Module Support:</b> Waves Post-process Enables/Disables 3rd Party Processing Module Support (identified by GUID)
			DTS Enables/Disables 3rd Party Processing Module Support (identified by GUID)
			IntelSST Speech Enables/Disables 3rd Party Processing Module Support (identified by GUID)
			Dolby Enables/Disables 3rd Party Processing Module Support (identified by GUID)
			Waves Pre-process Enables/Disables 3rd Party Processing Module Support (identified by GUID)
			Audyssey Enables/Disables 3rd Party Processing Module Support (identified by GUID)
			Maxim Smart AMP Enables/Disables 3rd Party Processing Module Support (identified by GUID)
			FortMedia SAMSoft Enables/Disables 3rd Party Processing Module Support (identified by GUID)
			Intel WoV Enables/Disables 3rd Party Processing Module Support (identified by GUID)
			Sound Research IP Enables/Disables 3rd Party Processing Module Support (identified by GUID)
			Conexant Pre-Process Enables/Disables 3rd Party Processing Module Support (identified by GUID)
			Conexant Smart Amp Enables/Disables 3rd Party Processing Module Support (identified by GUID)
			Realtek Post-Process Enables/Disables 3rd Party Processing Module Support (identified by GUID)
			Realtek Smart Amp Enables/Disables 3rd Party Processing Module Support (identified by GUID)

Sub-Screen	Function		Description	
			Icepower IP MFX sub module	Enables/Disables 3rd Party Processing Module Support (identified by GUID)
			Icepower IP EFX sub module	Enables/Disables 3rd Party Processing Module Support (identified by GUID)
			Icepower IP SFX sub module	Enables/Disables 3rd Party Processing Module Support (identified by GUID)
			Custom Module Alpha	Enables/Disables 3rd Party Processing Module Support (identified by GUID)
			Custom Module Beta	Enables/Disables 3rd Party Processing Module Support (identified by GUID)
			Custom Module Gamma	Enables/Disables 3rd Party Processing Module Support (identified by GUID)
	Serial IO Configuration	I2C0 Controller		Enables/Disables Serial IO Controller
		I2C1 Controller		Enables/Disables Serial IO Controller
		I2C2 Controller		Enables/Disables Serial IO Controller
		I2C3 Controller		Enables/Disables Serial IO Controller
		SPI0 Controller		Enables/Disables Serial IO Controller
		SPI1 Controller		Enables/Disables Serial IO Controller
		UART0 Controller		Enables/Disables Serial IO Controller
		UART1 Controller		Enables/Disables Serial IO Controller
		UART2 Controller		Enables/Disables Serial IO Controller
		GPIO Controller		Enables/Disables the GPIO Controller
		Serial IO I2C0 Settings	I2C IO Voltage Select	Select 1.8v or 3.3v for the controller
			Connected Device	Indicate what type of device is connected to this serial IO controller
		Serial IO I2C1	I2C IO Voltage Select	Select 1.8v or 3.3v for the controller

Sub-Screen	Function	Description		
		Settings	Connected Device	Indicate what type of device is connected to this serial IO controller
		Serial IO SPIO Settings	ChipSelect Polarity	Sets initial polarity for ChipSelect signal
		Serial IO UART0 Settings	Bluetooth Device	Enables/Disables the vendor Sensor
			Wireless Charging Mode	Set the wireless charging mode
			Hardware Flow Control	When enabled configures additional 2 GPIO pads for use as RTS/CTS signals for UART
		Serial IO GPIO Settings	GPIO IRQ Route	Route all GPIO to one of the IRQ
		WITT/MITT Test Device		Choose if WITT Device is used and with which controller
		UART Test Device		Choose if UART Test Device is used and with which controller
		Additional Serial IO devices		When enabled, ACPI will report additional devices connected to Serial IO
		SerialIO timing parameters		SerialIO timing parameters (test only)
	UCSI/UCMC device		When enabled, ACPI will report UCSI/UCMC device	
	TraceHub Configuration Menu	TraceHub Enable Mode		Select Enable, Disable or Debugger
		MemRegion 0 Buffer Size		Select size of mem region 0 buffer
		MemRegion 1 Buffer Size		Select size of mem region 1 buffer
	Pch Thermal Throttling Control	Thermal Throttling Level		Determine if use Intel suggested setting
DMI Thermal Setting		Determine if use Intel suggested setting		
SATA Thermal Setting		Determine if use Intel suggested setting		
SB Porting Configuration			SB Porting Configuration	
DCI enable (HDCIEN)			When DCI enable, it is taken as user consent to enable	

Sub-Screen	Function	Description
		the DCI which allows debug over the USB3 interface
	DCI Auto Detect Enable	When set to Auto Detect, it detect DCI being connected during BIOS post time and enables DCI
	Debug Port Selection	Select Kernel Debug Port and report in ACPI DBG2 table
	GNSS	ISH – GNSS is connected to ISH. Serial IO UART – GNSS is connected to serial IO
	PCH LAN I219 Controller	Enable/Disable onboard NIC
	DeepSx Power Policies	Configure the DeepSx Mode configuration
	LAN Wake from DeepSx	Wake from DeepSx by the assertion of LAN_WAKE pin
	Wake on LAN (LAN1 – I219)	Enable/Disable integrated LAN to wake the system
	SLP_LAN# Low on DC Power	Enable/Disable SLP_LAN# Low on DC Power
	K1 off	Enable/Disable K1 off feature (CLKREQ)
	Wake on WLAN and BT Enable	Enable/Disable PCI Express Wireless LAN and Bluetooth to wake the system
	Disable DSX ACPRESENT PullDown	Disable PCH internal ACPRESENT PullDown when DeepSx or G3 exit
	CLKRUN# logic	Enable the CLKRUN# logic to stop the PCI clocks
	Serial IRQ Mode	Configure Serial IRQ Mode
	Port 61h Bit-4 Emulation	Emulation of Port 61h bit-4 toggling in SMM
	State After G3	Specify what state to go to when power is re-applied after a power failure
	Port 80h Redirection	Control where the Port 80h cycles are sent
	Enhance Port 80h LPC Decoding	Support the word/dword decoding of port 80h behind LPC
	Compatible Revision ID	Enable/Disable the PCH Compatible Revision ID feature

Sub-Screen	Function	Description
	PCH Cross Throttling	Enable/Disable PCH Cross Throttling feature
	Disable energy reporting	Enable/Disable energy reporting feature
	Enable TCO Timer	Enable/Disable TCO timer
	Pcie PLL SSC	Pcie PLL SSC percentage
	Unlock PCH P2SB	Unlock PCH P2SB SBI and configuration space by PSF
	PMC READ DISABLE	This is TEST feature for PMC XRAM read
	Flash Protection Range Registers (FPRR)	Enable Flash Protection Range Registers
	SPD Write Disable	Enable/Disable setting SPD Write Disable
	Chipset Init HECI Message	Enable/Disable Chipset Init HECI Message
	Bypass Chipset Init sync reset	Setting this option to skip ChipsetInit sync reset

## 8.4. Security Setup Menu

The Security Setup menu provides information about the passwords and functions for specifying the security settings. The passwords are case-sensitive.

**Table 31: Security Setup Menu Functions**

Function	Description	
Administrator Password	Set Administrator Password	
User Password	Set user password	
Trusted Computing	Security Device Support	Enable/Disable BIOS support for security device
	SHA-1 PCR Bank	Enable or Disable SHA-1 PCR Bank
	SHA 256 PCR Bank	Enable or Disable SHA-256 PCR Bank
	Pending Operation	Schedule operation for the security device
	Platform Hierarchy	Enable or Disable Platform Hierarchy
	Storage Hierarchy	Enable or Disable Storage Hierarchy
	Endorsement Hierarchy	Enable or Disable Endorsement Hierarchy
	TPM2.0 UEFI Spec Version	Select TCG2 Spec Version support
	Physical Presence Spec Version	Select PPI Spec
	Device Select	Select TPM Device 1.2 or 2.0 or Auto Select

Function		Description	
Intel® BIOS Guard Technology	Intel BIOS Guard Support	Enable or Disable Intel BIOS Guard Support	
Intel TXT Information	Display Intel TXT Information (Chipset, BiosScm, Chipset Txt, Cpu Txt, Error Code, Class Code, Major Code and Minor Code)		
Secure Boot	System Mode	Display System Mode	
	Secure Boot	Display Secure Boot Active / Not Active	
	Vendor Keys	Display Vendor Keys Active / Not Active	
	Attempt Secure Boot	Secure Boot Activated when Platform Keys (PK) is enrolled, system mode is user/deployed, and CSM function is disable	
	Secure Boot Mode	Secure Boot mode selector: Standard/Custom. In Custom mode secure boot variables can be configured without authentication	
	Key Management	Provision Factory Defaults	Allow to provision factory default secure boot keys when system is in setup mode
		Install Factory Default Keys	Force system to user mode – install factory default keys
		Enroll Efi Image	Allow the image to run in Secure Boot mode
		Save all secure boot variables	Secure boot variables
		Platform Key(PK)	Enroll Factory Defaults or load certificates from a file:
		Key Exchange Keys	Enroll Factory Defaults or load certificates from a file:
		Authorized Signatures	Enroll Factory Defaults or load certificates from a file:
		Forbidden Signatures	Enroll Factory Defaults or load certificates from a file:
		Authorized TimeStamps	Enroll Factory Defaults or load certificates from a file:
OsRecovery Signatures		Enroll Factory Defaults or load certificates from a file:	

## 8.5. Boot Setup Menu

The Boot Setup menu lists the for boot device priority order, which is dynamically generated.

**Table 32: Boot Priority Order**

Function	Description
Boot Configuration Setup Prompt Timeout	Number of seconds to wait for setup activation key
Bootup NumLock State	Select the keyboard NumLock state
Quiet Boot	Enables/Disables Quiet Boot option
Boot Option Properties Boot Option #1	Sets the system boot order
Fast Boot	Enables/Disables boot with initialization of a minimal set of device required to launch active boot option
New Boot Option Policy	Controls the placement of newly detected UEFI boot options

## 8.6. Save & Exit Setup Menu

The Save & Exit Setup menu provides functions for handling changes made to the UEFI BIOS settings and the exiting of the Setup program.

**Table 33: Save & Exit Setup Menu Functions**

Function	Description
Save Changes and Exit	Exit system setup after saving the changes
Discard Changes and Exit	Exit system setup without saving any changes
Save Changes and Reset	Reset the system after saving the changes
Discard Changes and Reset	Reset system setup without saving any changes
Save Changes	Save changes done so far to any of the setup option
Discard Changes	Discard changes done so far to any of the setup option
Restore Defaults	Restore/Load Default values for all the setup option
Save as User Defaults	Save the changes done so far as User Defaults
Restore User Default	Restore the User defaults to all the setup option
UEFI: Built-in EFI Shell	Go to UEFI shell
Launch EFI Shell from filesystem device	Attempts to Launch EFI Shell application (Shell.efi) from one of the available filesystem devices

## 9/ Technical Support

For technical support contact our Support department:

E-mail: support@kontron.com

Phone: +49-821-4086-888

Make sure you have the following information available when you call:

Product ID Number (PN),

Serial Number (SN)




---

The serial number can be found on the Type Label, located on the product's rear side.

---

Be ready to explain the nature of your problem to the service technician.

### 9.1. Warranty

Due to their limited service life, parts that by their nature are subject to a particularly high degree of wear (wearing parts) are excluded from the warranty beyond that provided by law. This applies to the CMOS battery, for example.




---

If there is a protection label on your product, then the warranty is lost if the product is opened.

---

### 9.2. Returning Defective Merchandise

All equipment returned to Kontron must have a Return of Material Authorization (RMA) number assigned exclusively by Kontron. Kontron cannot be held responsible for any loss or damage caused to the equipment received without an RMA number. The buyer accepts responsibility for all freight charges for the return of goods to Kontron's designated facility. Kontron will pay the return freight charges back to the buyer's location in the event that the equipment is repaired or replaced within the stipulated warranty period. Follow these steps before returning any product to Kontron.

1. Visit the RMA Information website:  
<http://www.kontron.com/support-and-services/support/rma-information>

Download the RMA Request sheet for **Kontron Europe GmbH** and fill out the form. Take care to include a short detailed description of the observed problem or failure and to include the product identification Information (Name of product, Product number and Serial number). If a delivery includes more than one product, fill out the above information in the RMA Request form for each product.

2. Send the completed RMA-Request form to the fax or email address given below at Kontron Europe GmbH. Kontron will provide an RMA-Number.

Kontron Europe GmbH  
RMA Support  
Phone: +49 (0) 821 4086-0  
Fax: +49 (0) 821 4086 111  
Email: service@kontron.com



3. The goods for repair must be packed properly for shipping, considering shock and ESD protection.



---

**Goods returned to Kontron Europe GmbH in non-proper packaging will be considered as customer caused faults and cannot be accepted as warranty repairs.**

---

4. Include the RMA-Number with the shipping paperwork and send the product to the delivery address provided in the RMA form or received from Kontron RMA Support.

## List of Acronyms

<b>ECC</b>	Error Checking and Correction
<b>FRU</b>	Field Replaceable Unit
<b>GPU</b>	Graphics Processing Unit
<b>HD</b>	Hard Disk
<b>mITX</b>	Mini ITX
<b>PCIe</b>	PCI-Express
<b>PECI</b>	Platform Environment Control Interface

<b>RTC</b>	Real Time Clock
<b>TPM</b>	Trusted Platform Module
<b>UEFI</b>	Unified Extensible Firmware Interface

## About Kontron

Kontron is a global leader in Embedded Computing Technology (ECT). As a part of technology group S&T, Kontron offers a combined portfolio of secure hardware, middleware and services for Internet of Things (IoT) and Industry 4.0 applications. With its standard products and tailor-made solutions based on highly reliable state-of-the-art embedded technologies, Kontron provides secure and innovative applications for a variety of industries. As a result, customers benefit from accelerated time-to-market, reduced total cost of ownership, product longevity and the best fully integrated applications overall.

For more information: <http://www.kontron.com/>



### HEADQUARTERS

#### **KONTRON S&T AG**

Lise-Meitner-Str. 3-5  
86156 Augsburg  
Germany  
Tel.: + 49 821 4086-0  
Fax: + 49 821 4086-111  
[info@kontron.com](mailto:info@kontron.com)