T2-6U-cPCI
Octal ADSP-TS201S TigerSHARC® 6U CompactPCI Board

High-End Multiprocessing, Scalability, and Unprecedented I/O Bandwidth

The T2-6U-cPCI (T26U) is a 6U CompactPCI board featuring eight ADSP-TS201 TigerSHARC DSPs from Analog Devices. To take full advantage of the high-performance TigerSHARC, the T26U implements BittWare’s ATLANTiS (Advanced Transfer Link Architecture for New TigerSHARC) architecture, which combines robust TigerSHARC processing with the versatile Xilinx Virtex-II Pro FPGA to offer ultra high performance and unprecedented I/O bandwidth.

Ideal for high-performance applications, such as radar and sonar, the T26U combines the ADSP-TS201 TigerSHARCs and FPGAs with:

- High-bandwidth, low-latency off-board I/O, reconfigurable for nearly any application
- High-speed interprocessor communications to facilitate scalability
- SharcFIN bridge for integrating DSPs with PCI bus and peripherals
- Comprehensive software for ease-of-use

The board also provides two large on-board banks of SDRAM, flash memory for hostless boot, and two PMC sites for adding additional processors and I/O capabilities.

High-Performance TigerSHARC Processing

The T26U features eight ADSP-TS201 TigerSHARC DSPs from Analog Devices, arranged as two clusters of four. The four processors in each cluster share a 64-bit, 83.3 MHz cluster bus. The ADSP-TS201 processor operates at up to 600 MHz, providing 3.6 GFLOPS of peak processing power. Because of its superscalar architecture, the ADSP-TS201 is also efficient at 16-bit fixed-point processing, with each DSP providing 14.4 BOPS of processing. Along with 24 Mbits of on-chip RAM, each DSP also boasts four LVDS link ports running at up to 1 GB/sec each. Two link ports from each DSP create an interprocessor communications ring, and the remaining two link ports are routed to the ATLANTiS FPGAs (running at half-speed, 500 MB/sec each).

SharcFIN PCI-DSP Bridge

The T26U features two BittWare SharcFIN PCI-DSP bridge chips, one per DSP cluster, to give the DSPs low-overhead access to the host and PMC site via the 64-bit, 66 MHz PCI interface. The SharcFIN also provides a general purpose peripheral bus that allows the DSPs to access the Flash and the FPGA control registers. It also provides host access to the DSPs, on-board SDRAM, Flash, and FPGA control registers.

Features

- Two clusters of four ADSP-TS201 DSPs @ up to 600 MHz
- 28.8 GFLOPS (3.6 GFLOPS of floating-point power per DSP)
- 115 BOPS (14.4 BOPS of 16-bit processing per DSP)
- 24 Mbits of on-chip RAM per DSP
- Static superscalar architecture
- Two Xilinx Virtex-II Pro FPGAs (XC2VP20/30) for I/O interfacing, routing, and coprocessing
- ATLANTiS architecture featuring 9.6 GB/sec of external I/O throughput via Virtex-II Pro routing
- 16 link ports @ up to 500 MB/sec each
- 128 high-performance DIO (single-ended and/or LVDS)
- 16 channels RocketIO™ high-speed serial transceivers (2.5 Gbps)
- Two PMC sites with PMC+ extensions for BittWare’s PMC+ I/O modules
- 64-bit 66 MHz PCI interface via BittWare’s SharcFIN PCI-DSP bridge
- Up to 512 MB of on-board SDRAM
- 16 MB of Flash memory for booting DSPs and FPGAs
- Two link ports per DSP dedicated for interprocessor communications
- Two link ports per DSP dedicated for I/O
- 6U CompactPCI form factor
- Complete software support, including remote control and debug, support for multiple run-time and host operating systems, and optimized function libraries
**T2-6U-cPCI Board**

**Overview**

**High-Bandwidth, Low-Latency Off-Board I/O**

The T26U boasts a tremendous amount of I/O bandwidth and options: sixteen LVDS link ports, two PMC sites with BittWare’s PMC+ I/O extensions, high-performance digital I/O, and eight RocketIO high-speed serial transceivers. Total potential I/O bandwidth is greater than 10 GB/sec.

**Xilinx Virtex-II Pro FPGA**

Two Xilinx Virtex-II Pro (XC2VP30) FPGAs, one per DSP cluster, add tremendous flexibility to the board and are useful for routing communications, translating protocols, and implementing algorithms. They connect to eight on-board TigerSHARC link ports and support a variety of external digital I/O (DIO), flags, and interrupts. Each Virtex-II Pro also provides eight RocketIO high-speed serial transceivers, which are brought off-board, for additional external communications. The FPGA also supports pre-processing, post-processing, and co-processing.

**ATLANTiS: A Superior Architecture for a Superior Processor**

To facilitate off-board I/O and provide communications routing and processing, the T26U features a dual BittWare ATLANTiS architecture, which is implemented in the Xilinx Virtex-II Pro FPGAs. All off-board I/O for the board, which includes external link ports and digital I/O blocks, is routed through the FPGAs. By tightly integrating the DSPs, PCI bridge, PMC interface, and I/O peripherals with the on-board FPGAs, ATLANTiS gives designers nearly infinite options for configuring and routing the I/O.

**T2 Board Family**

The T26U is part of BittWare’s T2 board family, which features the ADSP-TS201 TigerSHARC DSP on a variety of platforms. The boards all feature a common, scalable architecture - ATLANTiS - and are available in PCI-X plug-in, PMC, 6U VME, and 6U CompactPCI form factors.

---

The eight bi-directional TigerSHARC link ports routed to each ATLANTiS FPGA provide 4.8 GB/sec of data transfer between the DSP cluster and the FPGA. Using its eight RocketIO high-speed serial transceiver channels and its digital I/O blocks, each FPGA can communicate off-board at greater than 4.8 GB/sec. It can be configured to connect the I/Os to each other or to the ADSP-TS201 link ports, allowing any combination of inputs and outputs to be routed together. The digital I/O blocks include PMC+ and rear panel connectors. Each digital I/O signal can also be individually configured as single-ended or LVDS.

ATLANTiS adds tremendous flexibility to the DSP subsystem, allowing system designers to route the link ports and digital I/O blocks as their specific applications require.
BittWare offers a complete suite of software development tools to make developing and debugging applications for the T2 family of DSP boards easy and efficient.

**BittWorks Host Interface and Debugging Tools**

BittWare’s BittWorks software tools provide host interface libraries and a wide variety of diagnostic utilities and configuration tools. This tool set is comprised of BittWare’s DSP21k Toolkit, DSP21k Porting Kit, BittWare Target, and Remote Toolkit and Target.

**DSP21k Toolkit**

The DSP21k Toolkit is a collection of libraries, applications, and diagnostics that helps users to easily integrate their applications with BittWare hardware. Components of the Toolkit include:

- **Host Interface Library (HIL):** provides a mature and stable API that is compatible with all of BittWare’s boards. It makes communication and control easy between the host and DSP by matching addresses supplied to the HIL to the DSP memory map addresses. It is also easily portable; written entirely in C, the same source code compiles for Windows, Linux and VxWorks.

- **BittWare configuration manager:** provides an easy-to-use interface for finding, tracking and displaying information for all BittWare devices in a system.

- **Diag21k:** an interactive diagnostic utility that provides a powerful scripting language for exercising HIL functions without writing a program using the HIL. It also allows users to load programs and examine DSP memory and provides an assembly level single processor software debugger.

- **BitLoader:** a utility for loading new code into an FPGA or EPROM without any special cables, making hardware updates easier.

- **DspTest/DspBAD:** automated diagnostics for testing board functionality, including PCI interface, DSP, and onboard memory tests.

**DSP21k Porting Kit**

The DSP21k Porting Kit contains the source code for the DSP21k Toolkit to allow designers to port the Toolkit to the operating system of their choice. The Porting Kit provides Project and Makefiles for Windows, VxWorks, and Linux and is written mostly in C for portability.

**BittWare Target for VisualDSP++**

The BittWare Target is a software debug target for Analog Devices’ VisualDSP++ development environment. The BittWare Target has much of the capability of a hardware emulator but provides the extra benefits of a much lower price, faster code-loading time, and easier installation and setup. It allows users to combine any number of processors from multiple DSP boards into a single debugging session. The Target also supports remote debugging sessions for systems that have no direct access to the hardware, using remote access software.

**Remote Toolkit and Target**

The Remote Toolkit contains all of the DSP21k Toolkit programs but allows users to access BittWare hardware on a remote machine as if it were in a local machine. The Remote Target makes all of the features of the BittWare Target for VisualDSP++ available from a remote machine.

**Code Development Tools, Operating Systems, and Libraries**

In addition to its BittWorks software, BittWare also supports a range of host software and third party tools from industry leading companies.

- **Analog Devices’ VisualDSP++**
  - VisualDSP++ is an integrated development environment for the ADSP-TS201 consisting of a C++ compiler, source level multiprocessor debugger, and project management utilities.

- **BittWare’s TS-Lib Library**
  - The TS-Lib library is a collection of highly optimized routines for TigerSHARC DSPs. It includes libraries for performing Fast Fourier Transforms (FFTs), windowing, statistics, sorting, histogramming, trigonometry, and timing.

- **Real-Time Operating Systems**
  - BittWare’s T2 family of boards supports the following real-time operating systems (RTOS): Analog Devices’ VisualDSP Kernel (VDK) and Enea’s OSEck RTOS.

**BittWare’s TigerSHARC BSP For Gedae**

The TigerSHARC Board Support Package (BSP) for Gedae allows system designers to develop their code in Gedae’s easy-to-use graphical environment and then port their designs directly to any of BittWare’s ADSP-TS201 or ADSP-TS101 TigerSHARC boards.
T2-6U-cPCI Technical Specifications

BOARD ARCHITECTURE

Processors
- Eight Analog Devices ADSP-TS201S TigerSHARC DSPs, arranged as two clusters of four
- 600 MHz, 1.67 ns instruction rate DSP core
- 3.6 GFLOPS (32-bit floating point) or 14.4 GOPS (16-bit fixed point) per DSP
- Native support for 39-bit floating point operations or for 1, 8, 16, and 39-bit fixed point operations
- 24 Mbits of on-chip RAM per DSP
- Integrated I/O processor with fourteen-channel DMA controller and four 1.2 GByte/sec LVDS link ports

DSP Cluster Shared Memory
- Two 256MB banks SDRAM (one per cluster) available to ADSP-TS201S DSPs
- 16 MB Flash memory for booting DSPs and FPGAs
- 64-bit, 83.3 MHz bus

PMC+ Interface
- Compatible with standard PMC modules
- Provides 4 link ports and PC, reset, and interrupt connections via J4 connector to BittWare I/O modules

Link Ports
- 16 link ports extend from the ADSP-TS201S DSPs (2 links from each) to the Virtex-II FPGAs
- 16 link ports (2 per DSP) dedicated for interprocessor communication

Xilinx Virtex-II Pro (XC2VP30) FPGAs
- 3 million system gates
- 16 TigerSHARC link ports @ 600 MB/sec
- Supports various external DIO, flags, and interrupts
- 16 RocketIO™ high-speed serial transceivers, brought off-board

External Connectors
- 8 RocketIO per cluster (16 total) to rear panel
- 8 RocketIO per cluster (16 total) connected to front panel via 2 x Infiniband®-type connectors
- 64 DIO per DSP cluster (128 total) to rear panel

SharcFIN™ PCI-DSP Bridges
- 64-bit, 66 MHz PCI rev. 2.2 compliant interface
- SDRAM mapped to PCI memory space
- Programmable interrupt multiplexer: 10 inputs, 7 outputs (supports hardware interrupts in both directions)
- All ADSP-TS201S IOP registers and internal memory are mapped to PCI memory space
- Supports host- and Flash-based booting of ADSP-TS201S

PCI-PCI Bridge
- Interfaces CompactPCI backplane to on-board 64-bit, 66 MHz PCI local bus

Power
- 35 W typical

Size
- 6U single slot (233mm x 160mm, 9.2”x6.3”)

SOFTWARE SUPPORT

Host Interface
- BittWare’s software development kit for Windows® and Linux contains C-callable libraries for board control and communications routines
- Porting kit available for other operating system platforms

Development Tools
- Analog Devices’ VisualDSP tools: kernel (VDK), C compiler, assembler, linker, simulator, and debugger
- BittWare VisualDSP Target for on-board debugging from host without an ICE
- BittWare’s TS-Lib optimized function libraries for TigerSHARC
- BittWare’s TigerSHARC Board Support Package for Geda
- Analog Devices in-circuit emulators
- Enea’s OSEck RTOS
- SDL’s DSPdeveloper for BittWare: interface to MATLAB, Simulink®, and Real-Time Workshop®

Ordering Information

T26U-XYZZ-AAB-CDEFG

X: Cluster A DSPs
  4= 4 TS201S DSPs

Y: Cluster B DSPs
  4= 4 TS201S DSPs

ZZ: DSP Speed
  50= 500 MHz
  60= 600 MHz

AA: FPGA Size
  30= XC2VP30
  20= XC2VP20 (default)

B: FPGA Speed
  6= Xilinx speed grade 6 (default)
  7= Xilinx speed grade 7

G: Cluster B SDRAM
  6= 128 MB
  7= 256 MB

F: Cluster A SDRAM
  6= 128 MB
  7= 256 MB

E: Rear panel connectors (P3, P4, P5)
  0= Not populated
  7= Populated (default)

D: PMC+ J4 Connector
  0= Not populated
  1= Populated (default)

C: I/O Configuration
  1= Digital I/O connectors populated (front of board)
  7= All connectors populated (front of board)

*** Contact BittWare. Special order only.