The T2-6U-VME (T2V6) is a 6U VME board featuring eight ADSP-TS201 TigerSHARC DSPs from Analog Devices. To take full advantage of the high-performance TigerSHARC, the T2V6 implements BittWare’s ATLANTiS, which combines robust TigerSHARC processing with the versatile Xilinx Virtex-II Pro FPGA to offer ultra high performance and unprecedented I/O bandwidth.

Ideal for radar and sonar applications, the T2V6 matches the ADSP-TS201 TigerSHARCs with:

- High-bandwidth, low-latency off-board I/O, reconfigurable for nearly any application
- High-speed interprocessor communication network to facilitate scalability
- SharcFIN PCI-DSP bridge for integrating DSPs with PCI bus and other peripherals
- Comprehensive software for ease-of-use

The board also provides two large on-board banks of SDRAM, flash memory for hostless boot, and a PrPMC site for adding additional processors or I/O capabilities.

### High-Performance TigerSHARC Processing

The T2V6 features eight ADSP-TS201 TigerSHARC DSPs from Analog Devices, arranged as two clusters of four. The four processors in each cluster are interconnected by a 64-bit, 83.3 MHz cluster bus*. The ADSP-TS201 processor operates at 500 MHz, providing 3 GFLOPS of peak processing power. Because of its superscalar architecture, the ADSP-TS201 is also efficient at fixed-point processing, with each DSP supporting 12 BOPS of processing. Along with 94 Mbits of on-chip RAM, each DSP also boasts four high-speed LVDS link ports. Each full-duplex link port is comprised of a 4-bit transmit and a 4-bit receive channel, and can support up to 500 MBytes/s per channel for a total maximum throughput of 1 GByte/s. Two link ports from each DSP are used to create an interprocessor communications ring, and the remaining two link ports are routed to the ATLANTiS FPGAs. When connected to ATLANTiS, the link ports run at 250 MB/s (125 MB/s per channel).

### SharcFIN PCI-DSP Bridge

The T2V6 features two BittWare SharcFIN PCI-DSP bridge chips, one per DSP cluster, to give the DSPs low-overhead access to the host and PrPMC site via the local 64-bit, 66 MHz PCI bus. The SharcFIN also provides a general purpose peripheral bus that allows the DSPs to access the Flash and the on-board SDRAM, and FPGA control registers. It also provides host access to the DSPs, on-board SDRAM, Flash, and FPGA control registers.

### Features

- Two clusters of four ADSP-TS201 DSPs @ 500 MHz
  - 3 GFLOPS of floating-point power per DSP (94 GFLOPS per board)
  - 12 BOPS of 16-bit processing per DSP (96 BOPS per board)
  - 24 Mbits of on-chip RAM per DSP
  - 16 link ports @ up to 1 GByte/s each
  - Static superscalar architecture

- Two Xilinx Virtex-II Pro FPGAs (XC2VP20/30) for interfacing and coprocessing
- ATLANTiS FPGAs featuring over 8 GBytes/s of I/O throughput via Virtex-II Pro routing
  - 16 link ports @ up to 250 MBytes/s each
  - 96 high-performance DIo (single-ended) or 48 LVDS
  - 12 utility DIo (6 per DSP cluster)
  - 16 channels RocketIO™ high-speed serial transceivers
- One PrPMC site with PMC+ extension for BittWare’s PMC+ I/O modules
- Tundra Tsi148™ PCI-VME bridge with 2eSST support
- 64-bit 66 MHz local PCI bus interface to DSPs
- Up to 512MBytes of on-board SDRAM
- Two banks of 8 MByte Flash memory for booting DSPs and FPGAs
- Two link ports per DSP dedicated for interprocessor communications
- 6U VME form factor supporting VITA 41 (VXS)
- Complete software support, including remote control and debug, support for multiple run-time and host operating systems, and optimized function libraries

* Commercial temperatures only; cluster bus speed runs at 71.4 MHz at extended temperatures.
**T2-6U-VME Board Overview**

**High-Bandwidth, Low-Latency Off-Board I/O**

The T2V6 boasts a tremendous amount of I/O bandwidth and options, including one PrPMC site with BittWare’s PMC+ I/O extensions, high-performance digital I/O, and sixteen RocketIO high-speed serial transceivers. Total potential I/O bandwidth is greater than 8 GBytes/s.

**Xilinx Virtex-II Pro FPGA**

Two Xilinx Virtex-II Pro (XC2VP20/30) FPGAs, one per DSP cluster, add tremendous flexibility to the board and are useful for routing communications, translating protocols, and implementing algorithms. They are used to implement eight on-board TigerSHARC link ports and support a variety of external digital I/O (DIO), flags, and interrupts. Each Virtex-II Pro also provides eight RocketIO high-speed serial transceivers, which are brought off-board, for additional external communications.

**ATLANTIS**

To facilitate off-board I/O and provide communications routing and processing, the T2V6 features BittWare’s ATLANTIS, which is implemented in the Xilinx Virtex-II Pro FPGAs. All off-board I/O for the board, which includes external link ports and digital I/O blocks, is routed through the FPGAs, which can support a throughput of 4 GBytes/s each. By tightly integrating the DSPs, PCI bridge, PrPMC interface, and I/O peripherals with the on-board FPGAs, ATLANTIS gives designers nearly infinite options for configuring and routing the I/O.

The eight bi-directional TigerSHARC link ports routed to each ATLANTIS FPGA provide 2 GBytes/s of data transfer between the DSP cluster and the FPGA. Using its eight RocketIO high-speed serial transceiver channels and its digital I/O blocks, each FPGA can communicate off-board at greater than 4 GBytes/s. It can be configured to connect the I/Os to each other or to the ADSP-TS201 link ports, allowing any combination of inputs and outputs to be routed together. The digital I/O blocks include PMC+ and high-performance off-board connectors. Each digital I/O signal can also be individually configured as single-ended or LVDS.

ATLANTIS adds tremendous flexibility to the DSP subsystem, allowing system designers to route the link ports and digital I/O blocks as their specific applications require.

**T2 Board Family**

The T2V6 is part of BittWare’s T2 board family, which features the ADSP-TS201 TigerSHARC DSP on a variety of platforms. The boards all feature a common, scalable architecture - ATLANTIS - and are available in PCI-X plug-in, PMC, 6U VME, and 6U CompactPCI form factors.
BittWare offers a complete suite of software development tools to make developing and debugging applications for the T2 family of DSP boards easy and efficient, regardless of whether the hardware is on the local machine or being accessed remotely.

BittWorks Host Interface and Debugging Tools
BittWare’s BittWorks software tools provide host interface libraries and a wide variety of diagnostic utilities and configuration tools. This tool set is comprised of BittWare’s DSP21k Toolkit, DSP21k Porting Kit, and BittWare Target.

DSP21k Toolkit
The DSP21k Toolkit is a collection of libraries, applications, and diagnostics that helps users to easily integrate their applications with BittWare hardware. When access to hardware on a remote machine is required, the Toolkit works as though the hardware is on the local machine, creating seamless access for the user. Components of the Toolkit include:

- **Host Interface Library (HIL):** provides a mature and stable API that is compatible with all of BittWare's boards. It makes communication and control easy between the host and DSP by matching addresses supplied to the HIL to the DSP memory map addresses. It is also easily portable; written entirely in C, the same source code compiles for Windows, Linux and Vx Works.
- **BittWare configuration manager:** provides an easy-to-use interface for finding, tracking and displaying information for all BittWare devices in a system.
- **Diag21k:** an interactive diagnostic utility that provides a powerful scripting language for exercising HIL functions without writing a program using the HIL. It also allows users to load programs and examine DSP memory and provides an assembly level single processor software debugger.
- **BitLoader:** a utility for loading new code into an FPGA or EPROM without any special cables, making hardware updates easier.
- **DspTest/DspBAD:** automated diagnostics for testing board functionality, including PCI interface, DSP, and onboard memory tests.

DSP21k Porting Kit
The DSP21k Porting Kit contains the source code for the DSP21k Toolkit to allow designers to port the Toolkit to the operating system of their choice. The Porting Kit provides Project and Makefiles for Windows, VxWorks, and Linux and is written mostly in C for portability.

BittWare Target for VisualDSP++
The BittWare Target is a software debug target for Analog Devices’ VisualDSP++ development environment. The BittWare Target has much of the capability of a hardware emulator but provides the extra benefits of a much lower price, faster code-loading time, and easier installation and setup. It allows users to combine any number of processors from multiple DSP boards into a single debugging session. The Target also supports remote debugging sessions for systems that have no direct access to the hardware, using remote access software.

Code Development Tools, Operating Systems, and Libraries
In addition to its BittWorks software, BittWare also supports a range of host software and third party tools from industry leading companies.

Analog Devices’ VisualDSP++
VisualDSP++ is an integrated development environment for the ADSP-TS201 consisting of a C++ compiler, source level multiprocessor debugger, and project management utilities.

BittWare’s TS-Lib Libraries
The TS-Lib library is a collection of highly optimized routines for TigerSHARC DSPs. It includes libraries for performing Fast Fourier Transforms (FFTs), windowing, statistics, sorting, histogramming, trigonometry, and timing.

Real-Time Operating Systems
BittWare’s T2 family of boards supports the following real-time operating systems (RTOS): Analog Devices’ VisualDSP Kernel (VDK) and Enea’s OSEck RTOS.
T2-6U-VME Technical Specifications

BOARD ARCHITECTURE

Processors
- Eight Analog Devices ADSP-TS201S TigerSHARC DSPs, arranged as two clusters of four
  - 500 MHz, 9 ns instruction rate DSP core
  - 3 GLOPS (32-bit floating point) or 12 GOPS (16-bit fixed point) per DSP
- Native support for 32-bit floating point operations or for 1, 8, 16, and 32-bit fixed point operations
- 24 Mbits of on-chip RAM per DSP
- Integrated I/O processor with fourteen-channel DMA controller and four 1 GB/s LVDS link ports

DSP Cluster Shared Memory
- Two 512MByte banks SDRAM (one per cluster) available to ADSP-TS201S DSPs
- Two banks of 8 MByte Flash memory for booting DSPs and FPGAs (one bank per cluster)

PrPMC+ Interface
- Compatible with standard PMC modules
- Additional connector (J4) provides 64 signals to Virtex-II FPGAs (can be used as 32 differential pairs)

Link Ports
- 16 link ports extend from the ADSP-TS201S DSPs (2 per DSP) to the ATLANTiS FPGAs & up to 250 MBytes/s each
- 16 link ports (2 per DSP) dedicated for interprocessor communication & up to 1 GBytes/s each

Xilinx Virtex-II Pro (XC2VP30) FPGAs
- 3 million system gates
- 16 TigerSHARC link ports & up to 250 MBytes/s each
- Supports various external DIO, flags, and interrupts
- 16 RocketIO™ high-speed serial transceivers, brought off-board

External Connectors
- 8 RocketIO per cluster (16 total) to rear panel - VITA 41 (VXS)
- 8 RocketIO per cluster (16 total) connected to front panel via 2x4 Mini-Band-8 type connectors†
- 64 DIO from cluster A and 32 DIO from cluster B to the rear panel (96 total single-ended)
- JTAG header for debug†

SharcFin™ PCI-DSP Bridges
- 64-bit, 66 MHz PCI rev. 2.2 compliant interface
- Programmable interrupt multiplexer: 10 inputs, 7 outputs (supports hardware interrupts in both directions)
- All ADSP-TS201S IOP registers and internal memory are mapped to PCI memory space
- Supports host- and flash-based booting of ADSP-TS201S

PCI-VME Bridge
- Tundra Tsi148 PCI-VME bridge with 2eSST support
- Interfaces VME64x backplane to on-board 64-bit, 66 MHz PCI local bus

Power
- 40 W typical
- 50 W worst case sustainable

Size
- 6U VME (933.35 mm x 160 mm)

SOFTWARE SUPPORT

Host Interface
- BittWare's software development kit for Windows® and Linux contains C-callable libraries for board control and communications routines
- Porting kit available for other operating system platforms

Development Tools
- Analog Devices’ VisualDSP tools: kernel (VDK), C compiler, assembler, linker, simulator, and debugger
- BittWare VisualDSP Target for on-board debugging from host without an ICE
- BittWare’s FPGA Developers Kit with ATLANTiS modules
- BittWare’s TS-Lib optimized function libraries for TigerSHARC
- Analog Devices in-circuit emulators
- Enea’s OSEck RTOS

Ordering Information
T2V6-RW-XYZZ-AAB-CDEF-GHIJ

<table>
<thead>
<tr>
<th>Characteristics</th>
<th>Commercial</th>
<th>Level I U</th>
<th>Level I C</th>
<th>Level 2C</th>
<th>Level 3 C†</th>
</tr>
</thead>
<tbody>
<tr>
<td>Temperature</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Operating</td>
<td>0°C to 50°C</td>
<td>0°C to 65°C</td>
<td>0°C to 65°C</td>
<td>40°C to 75°C</td>
<td>40°C to 85°C</td>
</tr>
<tr>
<td>Storage</td>
<td>-40°C to 100°C</td>
<td>-55°C to 100°C</td>
<td>-55°C to 100°C</td>
<td>40°C to 75°C</td>
<td>40°C to 85°C</td>
</tr>
<tr>
<td>Mechanical</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Vibration</td>
<td>Random 0.01g/Hz</td>
<td>Random 0.04g/Hz</td>
<td>Random 0.04g/Hz</td>
<td>Random 0.1g/Hz</td>
<td>Random 0.1g/Hz</td>
</tr>
<tr>
<td>15Hz to 2kHz (per VITA 41)</td>
<td>15Hz to 2kHz (per VITA 41)</td>
<td>15Hz to 2kHz (per VITA 41)</td>
<td>15Hz to 2kHz (per VITA 41)</td>
<td>15Hz to 2kHz (per VITA 41)</td>
<td></td>
</tr>
<tr>
<td>Shock</td>
<td>20g peak sawtooth 11ms duration</td>
<td>20g peak sawtooth 11ms duration</td>
<td>20g peak sawtooth 11ms duration</td>
<td>40g peak sawtooth 11ms duration</td>
<td>40g peak sawtooth 11ms duration</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Characteristics</th>
<th>Commercial</th>
<th>Level I U</th>
<th>Level I C</th>
<th>Level 2C</th>
<th>Level 3 C†</th>
</tr>
</thead>
<tbody>
<tr>
<td>Conformal Coating</td>
<td>No</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>Humidity</td>
<td>0 to 95% noncondensing</td>
<td>0 to 100% condensing</td>
<td>0 to 100% condensing</td>
<td>0 to 100% condensing</td>
<td>0 to 100% condensing</td>
</tr>
</tbody>
</table>

† Not available on conduction-cooled boards
** Contact BittWare for availability